Ph.D. candidate at The Hong Kong University of Science and Technology (Guang Zhou)
-
The Hong Kong University of Science and Technology (GuangZhou)
- https://chestercc1997.github.io
Highlights
- Pro
Popular repositories Loading
-
yosys_rtl-netlist_sequential_cec
yosys_rtl-netlist_sequential_cec PublicYosys & ABC script for sequential equivalence checking for RTL and Synthesized netlist
Verilog 5
-
obsidian_vault_template_for_researcher
obsidian_vault_template_for_researcher PublicForked from sheldonxxd/obsidian_vault_template_for_researcher
This is an vault template for researchers using obsidian.
JavaScript
-
-
-
E-Syn
E-Syn PublicForked from Gy-Hu/E-Syn
E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
C
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.