This repository contains skylark build rules for system verilog. Currently the implementation is still very early and barely any functionality exists. Eventually the plan is to support different targets such as xilinx_bitfiles, vcs simulation binaries in a unified flow.
-
Notifications
You must be signed in to change notification settings - Fork 0
cpehle/rules_verilog
About
Verilog build rules for bazel.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published