Commits

Branch selector

 main

User selector

floitsch

Datepicker

All time

Commit History

Commits on Sep 12, 2025

• [riscv] Minor cleanups. Fix typo and remove unused constant

  Show description for 2d78a2a
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  2d78a2a

  Copy full SHA for 2d78a2a

• [riscv] Add support for printing generated code

  Show description for 31341dc
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  31341dc

  Copy full SHA for 31341dc

Commits on Sep 11, 2025

• [riscv] Throw TypeError with detailed error message

  Show description for cd2530c
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  cd2530c

  Copy full SHA for cd2530c

Commits on Sep 9, 2025

• Increase min_samples for profiler InliningTopLevel test

  Show description for cc863db
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  cc863db

  Copy full SHA for cc863db

• [riscv] Also set the vector unit on riscv32 when clearing a vector

  Show description for 1ea0440
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  1ea0440

  Copy full SHA for 1ea0440

Commits on Sep 8, 2025

• [riscv] Use CAN_USE_RVV_INSTRUCTIONS less

  Show description for 79c82c0
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  79c82c0

  Copy full SHA for 79c82c0

• [riscv] Fix assembler test with SV39 define

  Show description for b5a74a8
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  b5a74a8

  Copy full SHA for b5a74a8

• [riscv] Fix more rounding modes for SIMD operations

  Show description for beb8f0e
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  beb8f0e

  Copy full SHA for beb8f0e

• [riscv] Save vector registers when entering the runtime

  Show description for 9701ae6
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  9701ae6

  Copy full SHA for 9701ae6

Commits on Sep 5, 2025

• [riscv] Don't round to zero when doing an i32x4-mul operation

  Show description for ccce4c7
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  ccce4c7

  Copy full SHA for ccce4c7

Commits on Sep 3, 2025

• [riscv] Use a function to save and restore Wasm params

  Show description for 66676cd
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  66676cd

  Copy full SHA for 66676cd

Commits on Aug 11, 2025

• [riscv] Fix xnor simulator and test.

  Show description for 8bf522c
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  8bf522c

  Copy full SHA for 8bf522c

• [riscv] Remove broken optimization in i8x16ReplaceLane

  Show description for 8fa34c0
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  8fa34c0

  Copy full SHA for 8fa34c0

Commits on Aug 8, 2025

• Remove unused function 'OperandGenerator::TempFpRegister

  Show description for 1281012
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  1281012

  Copy full SHA for 1281012

• [riscv] Restore status registers after tests

  Show description for 3edf031
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  3edf031

  Copy full SHA for 3edf031

• [riscv] Fail in the simulator if the vector unit wasn't initialized

  Show description for 8910b87
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  8910b87

  Copy full SHA for 8910b87

• [riscv] Fix load-transforms to setup the vector unit first

  Show description for 773983a
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  773983a

  Copy full SHA for 773983a

• [riscv] Fix duplicated comment

  Show description for 6d3e1b1
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  6d3e1b1

  Copy full SHA for 6d3e1b1

Commits on Aug 7, 2025

• [riscv] Improve ifdef guards.

  Show description for a110c90
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  a110c90

  Copy full SHA for a110c90

Commits on Aug 4, 2025

• [riscv] Fix typo introduced in 38819396.

  Show description for 66acb08
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  66acb08

  Copy full SHA for 66acb08

• [riscv] Don't use kSimd128RegZero in the code-generator

  Show description for aec9ff7
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  aec9ff7

  Copy full SHA for aec9ff7

• [riscv] Avoid unnecessary moves

  Show description for 389d18c
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  389d18c

  Copy full SHA for 389d18c

• [riscv] Use register constraints for I8x16Shuffle

  Show description for 1c52c87
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  1c52c87

  Copy full SHA for 1c52c87

• [riscv] Avoid temp and unique registers for ExtAddPairwise

  Show description for 501ea45
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  501ea45

  Copy full SHA for 501ea45

• [riscv] Remove register uniqueness constraints for some instructions

  Show description for 8955dd8
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  8955dd8

  Copy full SHA for 8955dd8

• [riscv] Avoid unique register in VisitRRIR

  Show description for e3434c6
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  e3434c6

  Copy full SHA for e3434c6

Commits on Aug 2, 2025

• [riscv] Move forward declarations of Set{Hi20|Lo12}Offset

  Show description for 8e29619
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  8e29619

  Copy full SHA for 8e29619

Commits on Jul 28, 2025

• [riscv] Implement register constraints for I32x4DotI8x16I7x16AddS

  Show description for 7cff943
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  7cff943

  Copy full SHA for 7cff943

• [riscv] Implement more register constraints

  Show description for 45dfe52
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  45dfe52

  Copy full SHA for 45dfe52

• [riscv] Implement register constraints for more operations

  Show description for 33ecfd2
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  33ecfd2

  Copy full SHA for 33ecfd2

Commits on Jul 27, 2025

• [riscv] Add register constraints

  Show description for 5e4c84d
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  5e4c84d

  Copy full SHA for 5e4c84d

Commits on Jul 20, 2025

• [riscv] Fix test expectations for floating point operations

  Show description for e3529d0
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  e3529d0

  Copy full SHA for e3529d0

Commits on Jul 16, 2025

• [riscv] Implement 'PatchInHeapNumberRequest'

  Show description for d3c0a18
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  d3c0a18

  Copy full SHA for d3c0a18

Commits on Jul 7, 2025

• [riscv] Use `Emit(...)` instead of `this->Emit(...)`

  Show description for e6c8095
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  e6c8095

  Copy full SHA for e6c8095

• [riscv] Remove incorrect debug check in riscv32

  Show description for 37a1a7f
  

  floitsch

  authored and

  V8 LUCI CQ

  committed
  37a1a7f

  Copy full SHA for 37a1a7f

Pagination

Previous

Next