Popular repositories Loading
-
MAGIA
MAGIA PublicForked from pulp-platform/MAGIA
Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.
SystemVerilog
-
cvfpu
cvfpu PublicForked from openhwgroup/cvfpu
Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
SystemVerilog
-
MAGIA-EventUnit
MAGIA-EventUnit PublicMagia_Tile with Event Unit, also using mm control for fsync, redmule and idma
SystemVerilog
-
obi
obi PublicForked from pulp-platform/obi
OBI SystemVerilog synthesizable interconnect IPs for on-chip communication
SystemVerilog
-
axi
axi PublicForked from pulp-platform/axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog
-
cv32e40p
cv32e40p PublicForked from pulp-platform/cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
SystemVerilog
If the problem persists, check the GitHub status page or contact support.