Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View limingnefu's full-sized avatar

Block or report limingnefu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

SERV - The SErial RISC-V CPU

Verilog 1,661 231 Updated Oct 17, 2025

Translated SpinalHDL-Doc(v1.7.2) into Chinese

HTML 52 10 Updated Jun 11, 2023

nRF UART app for Android. A simple app showing how to handle BLE with custom service in Android.

Java 204 135 Updated Feb 16, 2021

Vehicle Detection, Tracking and Counting

C++ 501 246 Updated Mar 7, 2020

Vehicle Detection by Haar Cascades with OpenCV

C++ 554 512 Updated Jun 16, 2022

Dlib compiled binary (.whl) for python 3.7, 3.8, 3.9 for windows x64

103 35 Updated Oct 25, 2024

基于CH55x低成本USB单片机实现的汇编级优化高速DAP-Link-v2

C 99 38 Updated Apr 11, 2024

UART via USB-Blaster with VirtualJTAG.

Verilog 17 2 Updated May 27, 2023

Build your hardware, easily!

C 3,589 662 Updated Oct 29, 2025

TinyMaix is a tiny inference library for microcontrollers (TinyML).

C 1,016 156 Updated Feb 5, 2025

收集并整理了全国大学生电子设计竞赛从1994年至2021年的历年赛题,如有遗漏欢迎补充!

1 Updated Aug 23, 2025

Simple mono FM Radio.

SystemVerilog 1 Updated Jun 24, 2016

Digital FM Radio Receiver for FPGA

VHDL 63 20 Updated Dec 26, 2015

✔️The smallest header-only GUI library(4 KLOC) for all platforms

C++ 7,610 821 Updated Oct 22, 2025

YOLOv5 🚀 in PyTorch > ONNX > CoreML > TFLite

Python 55,859 17,262 Updated Oct 29, 2025

Verilog Driver for the ILI9341 TFT Module

Verilog 24 8 Updated Jan 28, 2022

Offline speech recognition API for Android, iOS, Raspberry Pi and servers with Python, Java, C# and Node

C++ 1 Updated Jan 21, 2022

ao486 port for MiSTer

Verilog 312 81 Updated Aug 9, 2025

Design MMU for socfpga-linux 4.11. Test with Altera DE2-115.

Verilog 3 2 Updated Apr 13, 2017