-
VELAGAPUDI RAMAKRISHNA SIDDHARTHA ENGINEERING COLLEGE
- vijayawada
-
16:11
(UTC -12:00) - in/baladitya-pasam-b34161225
- @pasambaladitya
Popular repositories Loading
-
deep-pensieve-project
deep-pensieve-project PublicForked from RaulMurillo/deep-pensieve
A Deep Learning Framework for the Posit Number System
Python
-
vending-machine
vending-machine PublicThis project, developed under SURE Trust, presents a scalable Verilog-based vending machine controller using FSM and modular RTL design. It handles asynchronous inputs, supports APB configuration, …
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.