Popular repositories Loading

1. RISC-V-single-cycle-core-Logisim. RISC-V-single-cycle-core-Logisim. Public

   4

2. cmos-inverter-design-magicvlsi cmos-inverter-design-magicvlsi Public

3. cmos-nand-gate-on-magic-VLSI cmos-nand-gate-on-magic-VLSI Public

4. AND-gate-on-magic-VLSI AND-gate-on-magic-VLSI Public

5. fpu-half-precision-apr fpu-half-precision-apr Public

6. OpenLane OpenLane Public

   Forked from efabless/OpenLane

   This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components i…

   Verilog