I'm a Digital Design Engineer specializing in RTL design with a focus on reliability and fault tolerance. Currently working full-time while pursuing a part-time master's degree (started October 2024).
- Hardware verification (SystemVerilog, UVM, and VIP)
- Open-source contribution