advanced UART IP core on Spartan-3E FPGA using Verilog, featuring FSM-based TX/RX logic, FIFO buffering, and configurable baud rate generation, built and tested on Ubuntu Linux using Xilinx ISE.
linux embedded-systems rx hdl verilog-hdl xilinx-fpga uart-protocol fsm-library spartan configuration-files embedded-c tx baud-rate fpga-programming fifo-buffer rtl-design ubuntu2204 ubuntu2404lts
-
Updated
Jan 14, 2026 - Verilog