Thanks to visit codestin.com
Credit goes to github.com

#

axi4-lite

Here are 29 public repositories matching this topic...

pulp-platform / axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

asic fpga hardware rtl ip systemverilog axi network-on-chip axi4 axi4-lite

Updated Dec 9, 2025
SystemVerilog

dpretet / axi-crossbar

An AXI4 crossbar implementation in SystemVerilog

arm asic fpga processor riscv verilog soc fpga-soc interconnect amba crossbar riscv32 axi4 axi4-lite riscv64 monodraw axi4-protocol asic-design axi4-full

Updated Sep 2, 2025
SystemVerilog

OSVVM / AXI4

AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream transmitter and receiver verification components

simulation vhdl verification vip tlm testbench osvvm simulation-modeling axi4 axi4-lite axi4-stream verification-component

Updated Dec 13, 2025
VHDL

mmxsrup / axi4-interface

AXI4 and AXI4-Lite interface definitions

fpga systemverilog axi4 axi4-lite axi4-stream

Updated Sep 20, 2020
SystemVerilog

ultraembedded / core_usb_host

Basic USB 1.1 Host Controller for small FPGAs

fpga usb usb-host axi4-lite ulpi utmi

Updated Jun 6, 2020
C

ultraembedded / core_audio

Audio controller (I2S, SPDIF, DAC)

audio fpga verilog dac i2s axi4-lite spdif

Updated Sep 1, 2019
Verilog

ultraembedded / core_usb_bridge

USB -> AXI Debug Bridge

fpga usb verilog usb-cdc axi4-lite

Updated Jun 5, 2021
Verilog

ic-lab-duth / NoCpad

HLS for Networks-on-Chip

hls noc high-level-synthesis network-on-chip cache-coherence axi4 axi4-lite

Updated Feb 18, 2021
C++

VHDL / Interfaces

Interface definitions for VHDL-2019.

interface i2c vhdl uart ethernet record i2s mipi axi4 axi4-lite axi4-stream modeview

Updated Dec 7, 2025
VHDL

somyadashora / AMBA-AXI4-Lite

Master and Slave made using AMBA AXI4 Lite protocol.

design verilog amba axi4-lite

Updated Oct 9, 2020
Stata

arhamhashmi01 / Axi4-lite

This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.

systemverilog hardware-designs verilator axi4-lite axi4-protocol vivado-simulator axi4-lite-interface

Updated May 4, 2024
SystemVerilog

dpretet / meduram

Multi-port BRAM IP for ASIC and FPGA

block asic fpga ram yosys iverilog fusesoc bram amba axi4 axi4-lite multi-port svut axi4-lite-interface

Updated Apr 21, 2021
SystemVerilog

axi-security / eXpect

Formal AXI verification properties from the eXpect framework for secure SoC validation

verification eda systemverilog soc formal-verification axi amba hardware-security questa axi4 axi4-lite hardware-design

Updated Oct 28, 2024
SystemVerilog

MicroTCA-Tech-Lab / hectare

VHDL generator from SystemRDL

fpga vhdl systemrdl axi4-lite

Updated Apr 26, 2023
Python

krailis / zynq-axi-tutorial

A tutorial on the usage of AXI4-Lite and AXI4-Stream Interfaces on HW Accelerators generated through High-Level Synthesis (HLS)

tcl vivado petalinux high-level-synthesis axi4-lite amba-axi axi4-stream-interfaces

Updated Jul 15, 2016
Tcl

rlee287 / hardware-bus-infrastructure

A collection of formal properties for hardware buses, and cores using them.

psl sva wishbone-bus axi4 axi4-lite axi4-stream bus-standards

Updated Feb 22, 2021
Verilog

zdzislaw-s / oled-driver-demo

OLED driver demo running on ZedBoard

c-plus-plus sdk zynq hardware animation freertos verilog spi vivado ssd1306 oled-display zedboard xilinx-fpga xilinx-vivado bitstream oled-display-ssd1306 axi4-lite

Updated Jun 24, 2018
PHP

dougsummerville / Simple-AXI-SPI-Peripheral

A Custom AXI4 SPI Peripheral

spi hdl xilinx-vivado axi4-lite

Updated Mar 8, 2022
VHDL

muhammadtalhasami / Axi4_lite_interface

This repo contains an implementation of Axi4 lite interface on system verilog. Verilator and Vivado tools are used .

vivado system-verilog verilator axi4 axi4-lite axi4-protocol axi4-lite-interface axi4-lite-system-verilog

Updated May 4, 2024
SystemVerilog

CSpyridakis / Reconfigurable-Computing

Introduction in Reconfigurable Computing (using reconfigurable Systems-on-Chip rSoC)

fpga zynq hls vhdl xilinx vivado vivado-hls zynq-7000 evaluation-board rsoc axi4 axi4-lite reconfigurable-computing axi4-protocol axi4-stream-protocol

Updated Oct 13, 2020
C++

Improve this page

Add a description, image, and links to the axi4-lite topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the axi4-lite topic, visit your repo's landing page and select "manage topics."