Digital Piano: FPGA project in Verilog based on Xilinx Atrix-7 EGO1 - SUSTech's project of course CS207: Digital Logic in Fall 2023 - Score: 120/100
-
Updated
Mar 8, 2025 - Verilog
Digital Piano: FPGA project in Verilog based on Xilinx Atrix-7 EGO1 - SUSTech's project of course CS207: Digital Logic in Fall 2023 - Score: 120/100
SUSTech CS207 Digital Design 2018Fall Materials.
Add a description, image, and links to the cs207 topic page so that developers can more easily learn about it.
To associate your repository with the cs207 topic, visit your repo's landing page and select "manage topics."