Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View 1Jerry2Zhao3's full-sized avatar

Block or report 1Jerry2Zhao3

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A mobile robot simulation with differential drive, depth camera, IMU and 2D LiDAR that supports ROS, ROS2, Gazebo, Ignition, and ISAAC Sim

Python 301 55 Updated Aug 6, 2025

A python GUI for visualizing your HDL code (VHDL and Verilog), show I/Os, internal signals and architecture functionalities.

Python 8 Updated Jan 29, 2023

Customized implementation of the U-Net in PyTorch for super-resolving hyper-low-field MRI images.

Jupyter Notebook 18 1 Updated Apr 5, 2023
C++ 2 1 Updated Jun 10, 2023

OpenXuantie - OpenC910 Core

Verilog 1,336 356 Updated Jun 28, 2024

Bitmap Processing Library & AXI-Stream Video Image VIP

SystemVerilog 34 6 Updated Apr 11, 2022

Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol

VHDL 43 32 Updated Sep 24, 2025

Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol

C++ 24 27 Updated Sep 18, 2025

KV260 BOARD AND IMX477 CAMERA

VHDL 7 4 Updated Feb 19, 2023

xkISP:Xinkai ISP IP Core (HLS)

Verilog 290 120 Updated Mar 14, 2023

Toolkit for working with the DOTA aerial object detection dataset

C++ 41 3 Updated Sep 3, 2024

Example designs for FPGA Drive FMC

Tcl 268 108 Updated Jan 9, 2025

An RDMA accessible storage system that is usable by FPGAs and CPUs

Tcl 8 4 Updated Jul 6, 2020
C++ 1 Updated Mar 22, 2023

Xilinx QDMA IP Drivers

C 732 485 Updated Aug 22, 2025

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

Batchfile 711 138 Updated Sep 14, 2023

LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peripherals.

Verilog 42 11 Updated Jan 6, 2023

The RIFFA development repository

Verilog 850 342 Updated Jun 11, 2024

Verilog PCI express components

Verilog 1,446 371 Updated Apr 26, 2024

The Fastest Matrix NMS in the West.

Cuda 12 Updated Feb 12, 2023

An interactive NVIDIA-GPU process viewer and beyond, the one-stop solution for GPU process management.

Python 6,243 194 Updated Oct 27, 2025

🔥🔥🔥TensorRT for YOLOv8、YOLOv8-Pose、YOLOv8-Seg、YOLOv8-Cls、YOLOv7、YOLOv6、YOLOv5、YOLONAS......🚀🚀🚀CUDA IS ALL YOU NEED.🍎🍎🍎

C++ 1,391 199 Updated Jul 19, 2024

Xilinx PCIe to MIG DDR4 example designs and custom part data files

Tcl 39 20 Updated Feb 4, 2024

GPU Ops - Simple Benchmark

C++ 1 Updated Feb 19, 2019

This is a C++ skeleton code to test the maximum operation per second for a block of code.

C++ 1 Updated Feb 28, 2016

OpenMMLab YOLO series toolbox and benchmark. Implemented RTMDet, RTMDet-Rotated,YOLOv5, YOLOv6, YOLOv7, YOLOv8,YOLOX, PPYOLOE, etc.

Python 3,321 604 Updated Jul 14, 2024

yolort is a runtime stack for yolov5 on specialized accelerators such as tensorrt, libtorch, onnxruntime, tvm and ncnn.

Python 732 153 Updated Oct 20, 2025

TNN: developed by Tencent Youtu Lab and Guangying Lab, a uniform deep learning inference framework for mobile、desktop and server. TNN is distinguished by several outstanding features, including its…

C++ 4,587 771 Updated May 9, 2025
Next