Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
-
Updated
May 10, 2019 - Verilog
Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
A simulation of mealy and moore machines.
Verilog Programs
Moore Machine with Javascript
Add a description, image, and links to the moore-machine-code topic page so that developers can more easily learn about it.
To associate your repository with the moore-machine-code topic, visit your repo's landing page and select "manage topics."