verilog-rtl-model

Here are 2 public repositories matching this topic...

Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device

spi-interface rtl verilog spi hdl testbench verilog-hdl wishbone spi-master spi-protocol spi-slave verilog-project clock-generator verilog-code verilog-rtl-model wishbone-master

A Verilog RTL model of a simple 8-bit RISC processor

Add a description, image, and links to the verilog-rtl-model topic page so that developers can more easily learn about it.

To associate your repository with the verilog-rtl-model topic, visit your repo's landing page and select "manage topics."