Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View ArjunPShetty's full-sized avatar
😉
hello
😉
hello
5 followers · 2 following

Achievements

Achievement: Pull SharkAchievement: Quickdraw

Achievements

Achievement: Pull SharkAchievement: Quickdraw

Block or report ArjunPShetty

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ArjunPShetty/README.md

ArjunPShetty's github-readme-streak-stats

Popular repositories Loading

  1. Verilog Verilog Public

    A collection of basic to intermediate Verilog and RTL design examples created for learning digital design, RTL coding, and hardware description concepts.

    Verilog 4

  2. Lumo Lumo Public

    LUMO is a voice-controlled home automation system using NodeMCU and Python code to control lights and fans with real-time feedback and Wi-Fi connectivity.

    HTML 4

  3. Asynchronous-FIFO Asynchronous-FIFO Public

    A Verilog asynchronous FIFO using Gray-coded pointers for safe clock domain crossing and reliable full/empty detection.

    Verilog 2

  4. UART_TX-RX UART_TX-RX Public

    A Verilog-based full-duplex UART transmitter and receiver with configurable baud rate and serial-to-parallel data conversion.

    Verilog 2

  5. LeetCode-with-cpp LeetCode-with-cpp Public

    A collection of C++ solutions for LeetCode problems

    C++ 2

  6. Single_Cycle_RISC-V_CPU Single_Cycle_RISC-V_CPU Public

    This project implements a RISC-V Single-Cycle processor in Verilog, integrating PC, ALU, register file, control, and memory into a simple reference CPU design.

    Verilog 2