Hardware: Pipelined processor ADD, LW, SW : already implemented AND / XOR: IF, ID, EX(do the AND/XOR operation), MEM, WB ROL : Lab2 stuff BEQ / JUMP(?):
Software: Instruction memory(tag gen)
Testbench: Textfile containing pairs of tags and records Create VHDL file to read the text line by line
test