Thanks to visit codestin.com
Credit goes to github.com

Skip to content
View darshilshah7070's full-sized avatar

Block or report darshilshah7070

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
darshilshah7070/README.md

Hi 👋, I'm Darshil Shah

Electronics Engineer | Linux Kernel Enthusiast | CPU & Architecture Nerd


🔍 I'm passionate about low-level computing, processor design, and Linux kernel development.
From flip-flops to forks, I love building systems that are close to the metal.


🧠 What I Work On

  • 🖥️ Computer Architecture – CPU microarchitecture, pipelining, memory hierarchies
  • 🧾 Processor Design – RTL design (Verilog), ISA implementation
  • 🐧 Linux Kernel Development – Device drivers, kernel modules, bootloaders
  • 🧰 Toolchains – GCC, LLVM, Make, CMake

🛠️ Tech Stack

Languages:     C, C++, Assembly (ARM, x86), Verilog
Tools:         Vivado, Yosys, Verilator, Git, Make, GCC
Hardware:      FPGA, RISC-V, ARM Cortex-M, Raspberry Pi
OS/Kernel:     Linux (Yocto), Zephyr RTOS, U-Boot,systemd

Show some ❤️ by visiting the projects!

Pinned Loading

  1. circt circt Public

    Forked from llvm/circt

    Circuit IR Compilers and Tools

    C++

  2. Risc-V32I-Implementation-on-FPGA Risc-V32I-Implementation-on-FPGA Public

    This project involves the implementation of a RISC-V core (RV32I) on the Arty XC7A100T-CSG324 FPGA using Vivado. The project demonstrates the basic principles of RISC-V architecture and its impleme…

    C 1

  3. HDLBits_Solution HDLBits_Solution Public

    My personal HDLBits Verilog solutions. Still in progress

    Verilog