FPGA board constraints

This repository provides constraint definitions in a standardised and distributed format, for decoupling board details from design sources.

Name		Name	Last commit message	Last commit date
Latest commit History 125 Commits
.github/workflows		.github/workflows
board		board
device/ICE40-UP5K		device/ICE40-UP5K
doc		doc
.btd.yml		.btd.yml
.gitignore		.gitignore
LICENSE		LICENSE
README.md		README.md
constraints.drawio		constraints.drawio
constraints.py		constraints.py
pyproject.toml		pyproject.toml
requirements.txt		requirements.txt

Provide feedback