[neuralNetwork project]

Verilog HDL implemnetaion of Deep Neural Network - Tutorials (Simple Version)

FPGA implementation of neural networks with Xilinx Vivado and Vitis.
The project has been developed by Kizheppatt Vipin.
To DO ITEM: Add Convolution Layer and make it work with a Processing System on Zynq type SoC.

Name		Name	Last commit message	Last commit date
Latest commit History 43 Commits
Tut-1		Tut-1
Tut-2		Tut-2
Tut-3		Tut-3
Tut-4		Tut-4
Tut-5		Tut-5
Tut-6		Tut-6
Tut-7		Tut-7
Tut-8		Tut-8
Tut-9		Tut-9
LICENSE		LICENSE
README.md		README.md