Learn to design synthesizable digital systems in FPGAs using ONLY free tools #verilog #icestorm #lattice #Linux
mdzakirhussain/open-fpga-verilog-tutorial
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Verilog 49.5%
- SystemVerilog 19.4%
- Makefile 19.4%
- Rocq Prover 5.8%
- Python 5.5%
- Assembly 0.4%