Thanks to visit codestin.com
Credit goes to github.com

Skip to content

Fix RISC-V Test Failures in ./x test for Multiple Codegen and Assembly Cases #143792

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 8 commits into from
Closed

Fix RISC-V Test Failures in ./x test for Multiple Codegen and Assembly Cases #143792

Changes from 1 commit
Commits
Show all changes
8 commits
Select commit Hold shift + click to select a range
d3991c4
Fix tests/codegen/const-vector.rs test failure on riscv64
CaiWeiran Jul 11, 2025
9f384ec
Fix tests/codegen/enum/enum-aggregate.rs test failure on riscv64
CaiWeiran Jul 11, 2025
b8729a2
Fix tests/codegen/simd/extract-insert-dyn.rs test failure on riscv64
CaiWeiran Jul 11, 2025
287351a
Fix tests/codegen/transmute-scalar.rs test failure on riscv64
CaiWeiran Jul 11, 2025
ae3463e
Fix tests/codegen/uninhabited-transparent-return-abi.rs test failure …
CaiWeiran Jul 11, 2025
26e28a8
Fix tests/assembly/dwarf-mixed-versions-lto.rs test failure on riscv64
CaiWeiran Jul 11, 2025
29f6c9e
Update and rename enum-aggregate-generic.rs to enum-aggregate.rs
CaiWeiran Jul 14, 2025
308203c
Update and rename transmute-scalar-generic.rs to transmute-scalar.rs
CaiWeiran Jul 14, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Update and rename transmute-scalar-generic.rs to transmute-scalar.rs 
Merge no-riscv64 and riscv64.
  • Loading branch information
@CaiWeiran
CaiWeiran authored Jul 14, 2025
commit 308203ce68a487463048d3138f2b41478a191415
21 changes: 11 additions & 10 deletions tests/codegen/transmute-scalar-generic.rs → tests/codegen/transmute-scalar.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,9 +1,8 @@
//@ add-core-stubs
//@ compile-flags: -C opt-level=0 -C no-prepopulate-passes
//@ ignore-riscv64

#![crate_type = "lib"]
#![feature(no_core, repr_simd, arm_target_feature, mips_target_feature, s390x_target_feature)]
#![feature(no_core, repr_simd, arm_target_feature, mips_target_feature, s390x_target_feature, riscv_target_feature)]
#![no_core]
extern crate minicore;

Expand Down Expand Up @@ -80,7 +79,7 @@ pub fn bool_to_fake_bool_signed(b: bool) -> FakeBoolSigned {
unsafe { mem::transmute(b) }
}

// CHECK-LABEL: define{{.*}}i1 @fake_bool_signed_to_bool(i8 %b)
// CHECK-LABEL: define{{.*}}i1 @fake_bool_signed_to_bool(i8 {{.*}}%b)
// CHECK: %_0 = trunc nuw i8 %b to i1
// CHECK-NEXT: ret i1 %_0
#[no_mangle]
Expand Down Expand Up @@ -111,34 +110,36 @@ pub fn fake_bool_unsigned_to_bool(b: FakeBoolUnsigned) -> bool {
#[repr(simd)]
struct S([i64; 1]);

// CHECK-LABEL: define{{.*}}i64 @single_element_simd_to_scalar(<1 x i64> %b)
// CHECK-LABEL: define{{.*}}i64 @single_element_simd_to_scalar({{.*}}i64 %{{.*}})
// CHECK-NEXT: start:
// CHECK-NEXT: %[[RET:.+]] = alloca [8 x i8]
// CHECK-NEXT: store <1 x i64> %b, ptr %[[RET]]
// CHECK-NEXT: %[[TEMP:.+]] = load i64, ptr %[[RET]]
// CHECK-NEXT: ret i64 %[[TEMP]]
// CHECK: store <1 x i64> %[[TEMP:.+]], ptr %[[RET]]
// CHECK: %[[TEMP:.+]] = load i64, ptr %[[RET]]
// CHECK: ret i64 %[[TEMP]]
#[no_mangle]
#[cfg_attr(target_family = "wasm", target_feature(enable = "simd128"))]
#[cfg_attr(target_arch = "arm", target_feature(enable = "neon"))]
#[cfg_attr(target_arch = "x86", target_feature(enable = "sse"))]
#[cfg_attr(target_arch = "mips", target_feature(enable = "msa"))]
#[cfg_attr(target_arch = "s390x", target_feature(enable = "vector"))]
#[cfg_attr(target_arch = "riscv64", target_feature(enable = "v"))]
pub extern "C" fn single_element_simd_to_scalar(b: S) -> i64 {
unsafe { mem::transmute(b) }
}

// CHECK-LABEL: define{{.*}}<1 x i64> @scalar_to_single_element_simd(i64 %b)
// CHECK-LABEL: define{{.*}}i64{{.*}} @scalar_to_single_element_simd(i64 %b)
// CHECK-NEXT: start:
// CHECK-NEXT: %[[RET:.+]] = alloca [8 x i8]
// CHECK-NEXT: store i64 %b, ptr %[[RET]]
// CHECK-NEXT: %[[TEMP:.+]] = load <1 x i64>, ptr %[[RET]]
// CHECK-NEXT: ret <1 x i64> %[[TEMP]]
// CHECK-NEXT: %[[TEMP:.+]] = load{{.*}}i64{{.*}}, ptr %[[RET]]
// CHECK-NEXT: ret {{.*}}i64{{.*}}%[[TEMP]]
#[no_mangle]
#[cfg_attr(target_family = "wasm", target_feature(enable = "simd128"))]
#[cfg_attr(target_arch = "arm", target_feature(enable = "neon"))]
#[cfg_attr(target_arch = "x86", target_feature(enable = "sse"))]
#[cfg_attr(target_arch = "mips", target_feature(enable = "msa"))]
#[cfg_attr(target_arch = "s390x", target_feature(enable = "vector"))]
#[cfg_attr(target_arch = "riscv64", target_feature(enable = "v"))]
pub extern "C" fn scalar_to_single_element_simd(b: i64) -> S {
unsafe { mem::transmute(b) }
}
Loading