-
-
Notifications
You must be signed in to change notification settings - Fork 770
SweRVolf: Add support for the platform timers #2499
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
Signed-off-by: Alistair Francis <[email protected]>
The RISC-V spec specifies that bits 16 and above are avaliable for custom implementations. To allow chips to use these bits let's specify them in the register bitfield. Signed-off-by: Alistair Francis <[email protected]>
Signed-off-by: Alistair Francis <[email protected]>
Signed-off-by: Alistair Francis <[email protected]>
374fdeb
to
a290235
Compare
For earlgrey, I recall we used a CONFIG option to set a different prescalar based on whether the chip was running on an FPGA or in verilator. Do we need something like that here? |
I don't have the FPGA board so I haven't tested this on the FPGA. The Tock board readme only talks about the simulation. Apparently the FPGA and simulation have the same frequency though (if I'm reading the system verilog correctly). |
I think the issue was that using the same frequency in verilator made running anything meaningful unbearably slow. But if this seems to work fine in practice, sounds good to me. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
bors r+
Pull Request Overview
This PR adds support for the two internal timers. This means we now don't have to mux the RISC-V mtimer.
Testing Strategy
Running in simulation.
TODO or Help Wanted
Documentation Updated
/docs
, or no updates are required.Formatting
make prepush
.