Earlgrey: Update cw310 FPGA clock frequencies #3703
Merged
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Pull Request Overview
OpenTitan increased some of Earlgrey's clock frequencies on cw310: lowRISC/opentitan#19479. This PR adjusts Tock's Earlgrey config on cw310 to match the new values.
Replaces #3639
Testing Strategy
This pull request was tested using OpenTitan's
//sw/device/silicon_owner/tock/tests/basic:basic_test
with lowRISC/opentitan#19895 applied.Documentation Updated
/docs
, or no updates are required.Formatting
make prepush
.