FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol
-
Updated
Dec 2, 2021 - SystemVerilog
#
uart-rx
Here are 6 public repositories matching this topic...
Projekt do pĹ™edmÄ›tu INC - pĹ™ijĂmaÄŤ pro UART_RX
-
Updated
Apr 20, 2023 - VHDL
Dynamixel xl320 support for ESP boards with micropython.
robotics uart xl-320 bytearray dynamixel-servos uart-tx micropython-esp8266 micropython-esp32 uart-rx serial-packet
-
Updated
Oct 1, 2020 - Python
Design of Universal Asynchronous Receiver Transmitter Interface using verilog HDL
-
Updated
Nov 30, 2023 - Verilog
verilog-uart
-
Updated
Jul 7, 2024 - Verilog
Improve this page
Add a description, image, and links to the uart-rx topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the uart-rx topic, visit your repo's landing page and select "manage topics."