Thanks to visit codestin.com
Credit goes to llvm.org

LLVM 22.0.0git
BPFDisassembler.cpp
Go to the documentation of this file.
1//===- BPFDisassembler.cpp - Disassembler for BPF ---------------*- C++ -*-===//
2//
3// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4// See https://llvm.org/LICENSE.txt for license information.
5// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6//
7//===----------------------------------------------------------------------===//
8//
9// This file is part of the BPF Disassembler.
10//
11//===----------------------------------------------------------------------===//
12
15#include "llvm/ADT/ArrayRef.h"
16#include "llvm/MC/MCAsmInfo.h"
17#include "llvm/MC/MCContext.h"
18#include "llvm/MC/MCDecoder.h"
21#include "llvm/MC/MCInst.h"
26#include <cstdint>
27
28using namespace llvm;
29using namespace llvm::MCD;
30
31#define DEBUG_TYPE "bpf-disassembler"
32
34
35namespace {
36
37/// A disassembler class for BPF.
38class BPFDisassembler : public MCDisassembler {
39public:
40 enum BPF_CLASS {
41 BPF_LD = 0x0,
42 BPF_LDX = 0x1,
43 BPF_ST = 0x2,
44 BPF_STX = 0x3,
45 BPF_ALU = 0x4,
46 BPF_JMP = 0x5,
47 BPF_JMP32 = 0x6,
48 BPF_ALU64 = 0x7
49 };
50
51 enum BPF_SIZE {
52 BPF_W = 0x0,
53 BPF_H = 0x1,
54 BPF_B = 0x2,
55 BPF_DW = 0x3
56 };
57
58 enum BPF_MODE {
59 BPF_IMM = 0x0,
60 BPF_ABS = 0x1,
61 BPF_IND = 0x2,
62 BPF_MEM = 0x3,
63 BPF_MEMSX = 0x4,
64 BPF_ATOMIC = 0x6
65 };
66
67 BPFDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx)
68 : MCDisassembler(STI, Ctx) {}
69 ~BPFDisassembler() override = default;
70
71 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
72 ArrayRef<uint8_t> Bytes, uint64_t Address,
73 raw_ostream &CStream) const override;
74
75 uint8_t getInstClass(uint64_t Inst) const { return (Inst >> 56) & 0x7; };
76 uint8_t getInstSize(uint64_t Inst) const { return (Inst >> 59) & 0x3; };
77 uint8_t getInstMode(uint64_t Inst) const { return (Inst >> 61) & 0x7; };
78};
79
80} // end anonymous namespace
81
83 const MCSubtargetInfo &STI,
84 MCContext &Ctx) {
85 return new BPFDisassembler(STI, Ctx);
86}
87
98
99static const unsigned GPRDecoderTable[] = {
100 BPF::R0, BPF::R1, BPF::R2, BPF::R3, BPF::R4, BPF::R5,
101 BPF::R6, BPF::R7, BPF::R8, BPF::R9, BPF::R10, BPF::R11};
102
103static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, unsigned RegNo,
104 uint64_t /*Address*/,
105 const MCDisassembler * /*Decoder*/) {
106 if (RegNo > 11)
108
109 unsigned Reg = GPRDecoderTable[RegNo];
112}
113
114static const unsigned GPR32DecoderTable[] = {
115 BPF::W0, BPF::W1, BPF::W2, BPF::W3, BPF::W4, BPF::W5,
116 BPF::W6, BPF::W7, BPF::W8, BPF::W9, BPF::W10, BPF::W11};
117
118static DecodeStatus
119DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t /*Address*/,
120 const MCDisassembler * /*Decoder*/) {
121 if (RegNo > 11)
123
124 unsigned Reg = GPR32DecoderTable[RegNo];
127}
128
129static DecodeStatus decodeMemoryOpValue(MCInst &Inst, unsigned Insn,
130 uint64_t Address,
131 const MCDisassembler *Decoder) {
132 unsigned Register = (Insn >> 16) & 0xf;
133 if (Register > 11)
135
137 unsigned Offset = (Insn & 0xffff);
139
141}
142
143#include "BPFGenDisassemblerTables.inc"
145 uint64_t &Size, uint64_t &Insn,
146 bool IsLittleEndian) {
147 uint64_t Lo, Hi;
148
149 if (Bytes.size() < 8) {
150 Size = 0;
152 }
153
154 Size = 8;
155 if (IsLittleEndian) {
156 Hi = (Bytes[0] << 24) | (Bytes[1] << 16) | (Bytes[2] << 0) | (Bytes[3] << 8);
157 Lo = (Bytes[4] << 0) | (Bytes[5] << 8) | (Bytes[6] << 16) | (Bytes[7] << 24);
158 } else {
159 Hi = (Bytes[0] << 24) | ((Bytes[1] & 0x0F) << 20) | ((Bytes[1] & 0xF0) << 12) |
160 (Bytes[2] << 8) | (Bytes[3] << 0);
161 Lo = (Bytes[4] << 24) | (Bytes[5] << 16) | (Bytes[6] << 8) | (Bytes[7] << 0);
162 }
163 Insn = Make_64(Hi, Lo);
164
166}
167
168DecodeStatus BPFDisassembler::getInstruction(MCInst &Instr, uint64_t &Size,
169 ArrayRef<uint8_t> Bytes,
170 uint64_t Address,
171 raw_ostream &CStream) const {
172 bool IsLittleEndian = getContext().getAsmInfo()->isLittleEndian();
173 uint64_t Insn, Hi;
175
176 Result = readInstruction64(Bytes, Address, Size, Insn, IsLittleEndian);
177 if (Result == MCDisassembler::Fail) return MCDisassembler::Fail;
178
179 uint8_t InstClass = getInstClass(Insn);
180 uint8_t InstMode = getInstMode(Insn);
181 if ((InstClass == BPF_LDX || InstClass == BPF_STX) &&
182 getInstSize(Insn) != BPF_DW &&
183 (InstMode == BPF_MEM || InstMode == BPF_ATOMIC) &&
184 STI.hasFeature(BPF::ALU32))
185 Result = decodeInstruction(DecoderTableBPFALU3264, Instr, Insn, Address,
186 this, STI);
187 else
188 Result = decodeInstruction(DecoderTableBPF64, Instr, Insn, Address, this,
189 STI);
190
191 if (Result == MCDisassembler::Fail) return MCDisassembler::Fail;
192
193 switch (Instr.getOpcode()) {
194 case BPF::LD_imm64:
195 case BPF::LD_pseudo: {
196 if (Bytes.size() < 16) {
197 Size = 0;
199 }
200 Size = 16;
201 if (IsLittleEndian)
202 Hi = (Bytes[12] << 0) | (Bytes[13] << 8) | (Bytes[14] << 16) | (Bytes[15] << 24);
203 else
204 Hi = (Bytes[12] << 24) | (Bytes[13] << 16) | (Bytes[14] << 8) | (Bytes[15] << 0);
205 auto& Op = Instr.getOperand(1);
206 Op.setImm(Make_64(Hi, Op.getImm()));
207 break;
208 }
209 }
210
211 return Result;
212}
213
214typedef DecodeStatus (*DecodeFunc)(MCInst &MI, unsigned insn, uint64_t Address,
215 const MCDisassembler *Decoder);
MCDisassembler::DecodeStatus DecodeStatus
static bool readInstruction64(ArrayRef< uint8_t > Bytes, uint64_t Address, uint64_t &Size, uint64_t &Insn)
static const uint16_t GPR32DecoderTable[]
static const uint16_t GPRDecoderTable[]
DecodeStatus(* DecodeFunc)(MCInst &MI, unsigned insn, uint64_t Address, const MCDisassembler *Decoder)
static DecodeStatus decodeMemoryOpValue(MCInst &Inst, unsigned Insn, uint64_t Address, const MCDisassembler *Decoder)
static DecodeStatus readInstruction64(ArrayRef< uint8_t > Bytes, uint64_t Address, uint64_t &Size, uint64_t &Insn, bool IsLittleEndian)
LLVM_ABI LLVM_EXTERNAL_VISIBILITY void LLVMInitializeBPFDisassembler()
static DecodeStatus DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo, uint64_t, const MCDisassembler *)
static MCDisassembler * createBPFDisassembler(const Target &T, const MCSubtargetInfo &STI, MCContext &Ctx)
static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, unsigned RegNo, uint64_t, const MCDisassembler *)
#define LLVM_ABI
Definition Compiler.h:213
#define LLVM_EXTERNAL_VISIBILITY
Definition Compiler.h:132
IRTranslator LLVM IR MI
Register Reg
#define T
ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...
Definition ArrayRef.h:41
size_t size() const
size - Get the array size.
Definition ArrayRef.h:147
Context object for machine code objects.
Definition MCContext.h:83
Superclass for all disassemblers.
DecodeStatus
Ternary decode status.
Instances of this class represent a single low-level machine instruction.
Definition MCInst.h:188
void addOperand(const MCOperand Op)
Definition MCInst.h:215
static MCOperand createReg(MCRegister Reg)
Definition MCInst.h:138
static MCOperand createImm(int64_t Val)
Definition MCInst.h:145
Generic base class for all target subtargets.
Wrapper class representing virtual and physical registers.
Definition Register.h:19
Target - Wrapper for Target specific information.
This class implements an extremely fast bulk output stream that can only output to a stream.
Definition raw_ostream.h:53
NodeAddr< InstrNode * > Instr
Definition RDFGraph.h:389
Context & getContext() const
Definition BasicBlock.h:99
This is an optimization pass for GlobalISel generic memory operations.
@ Offset
Definition DWP.cpp:477
Target & getTheBPFleTarget()
Target & getTheBPFbeTarget()
Target & getTheBPFTarget()
DWARFExpression::Operation Op
constexpr int32_t SignExtend32(uint32_t X)
Sign-extend the number in the bottom B bits of X to a 32-bit integer.
Definition MathExtras.h:565
constexpr uint64_t Make_64(uint32_t High, uint32_t Low)
Make a 64-bit integer from a high / low pair of 32-bit integers.
Definition MathExtras.h:169
static void RegisterMCDisassembler(Target &T, Target::MCDisassemblerCtorTy Fn)
RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.