8.
INTRODUCTION TO DSP PROCESSORS
PROGRAMMABLE DSPs
1. Various algorithms like convolution, fft, filtering,
correlation etc…
2. Algorithms works on common things like
a. Processing on arrays
b. Major operations like multiply and accumulate
c. Linear and Circular shifting of arrays
3. General purpose processors vs DSPs
Features of DSP Processors
1. Multiple Registers
2. Multiple operand fetch capacity
3. Circular buffers
4. Fast manipulation of multiplications and accumulation
5. Multiple pointers
6. Multi processing ability
7. On chip memory
8. Interrupt structure and Timers
Multiplier and Accumulator Unit(MAC)
1. Dedicated hardware unit
2. Complete MAC operation is executed in one
clock cycle
3. In Texas DSP processor 320C5X output stores in product
register. The
product register contents are added accumulator register
ACC in ALU
4. Special instruction in DSP processors like MACD(multiply
accumulate with data shift)
Modified Bus Structures and Memory Access
schemes in DSPs
MACD instruction execution requires four clock
cycles with conventional architecture(Von- Neumann)
a. Fetch MACD instruction from program memory
b. Fetch one of the operands from program memory
c. Fetch the second operand from data memory
d. Data memory write
Von- Neumann Architecture
Not suitable for DSP Processors
a. All general purpose processors have this
architecture
b. Shares same memory for program and data
c. Performs fetch, decode and execute operations
sequentially
d. Speed can be increased by pipe lining
e. Contains common interval address and same bus
structure for both data/instructions read/write
Harvard Architecture
Harvard Architecture
1. Separate on chip memories for data and
programs
2. Separate address and data buses for data and programs
3. Speed of execution is high
4. Simultaneous fetching of instruction code and
operands
5. Fetch, decode and execution operations done parallely
Modified Harvard Architecture