ANALOG/MIXED-SIGNAL (AMS)

DESIGN AND VERIFICATION

Tanner T-Spice Simulation D A T A S H E E T

FEATURES AND BENEFITS:

■■ Fast, accurate analog and analog/
mixed-signal (AMS) circuit
simulation
■■ Multi-threading support for
shorter run times
■■ HSPICE- and PSpice-compatible
syntax to allow easy integration of
legacy designs and foundry
models
■■ Support for the latest industry
foundry models, including PSP,
BSIM3.3, BSIM4.8, BSIM SOI 4.4,
EKV 2.6, MOS 9, PSP, RPI a-Si &
Tanner T-Spice Simulator UI displays schematic, spice netlist,
Poly-Si TFT, VBIC, and MEXTRAM
simulation logs and waveform data.
models for reliable and accurate
Fast, Accurate Simulations for Analog and Mixed-signal IC Designs simulations
Tanner T-Spice simulation provides fast, accurate simulation for analog and analog/ ■■ Verilog-A and Verilog-AMS
mixed-signal (AMS) IC designs. T-Spice not only simulates circuits quickly and with support for mixed-signal
a high degree of accuracy, but also is compatible with industry leading standards co-simulation
and integrates easily with the Tanner S-Edit schematic capture tool and Tanner
■■ Accurately characterize circuit
Waveform Viewer. T-Spice includes improved accuracy with advanced modeling,
behavior using virtual data
multi-threading support, device state plotting, real-time waveform viewing and
measurements, Monte Carlo
analysis, and a command wizard for simple SPICE syntax creation.
analysis, parameter sweeping, DC
analysis, AC/noise analysis and
Improve Simulation Accuracy with Advanced Modeling transient analysis
T-Spice provides extensive support of behavioral models using Verilog-A,
■■ Automatically selects advanced
expression controlled sources and table-mode simulation. Behavioral models give
you the flexibility to create customized models of virtually any device. T-Spice also convergence algorithms for
supports the latest industry models, including BSIM4 and the Penn State Philips reliable DC convergence
(PSP) model. And T-Spice supports foundry extensions, including HSPICE foundry ■■ Ease of use: intuitive and quick
extensions to models. Other modeling-related benefits include: learning curve
■■ Unparalleled customer support
■■ Supports PSP, BSIM3.3, BSIM4.8, BSIM SOI 4.5, EKV 2.6, MOS 9, 11, 20, 30, 31, 40, RPI
a-Si & Poly-Si TFT, HiSim, VBIC, Modella, and MEXTRAM models; also includes ■■ Flexible licensing
enhanced diode and temperature equations to improve compatibility with
many foundry model libraries
■■ Includes two stress effect models, from the Berkeley BSIM4 model and from
TSMC processes in the BSIM3 model, to provide more accuracy in smaller
geometry processes
■■ Supports gate and body resistance networks in RF modeling; also performs
non-quasi-static (NQS) modeling
■■ Supports geometry-based parasitic models for multi-finger devices
■■ Models FD-PD SOI devices; and self-heating and RF resistor networks
■■ Performs table-based modeling using measured device data to model a device

w w w. m e nto r. co m
Work in a Faster, Easier Design Environment ■■ Use plot statements that support wildcards to view
T-Spice helps integrate your design flow from schematic internal device properties
capture through simulation and waveform viewing. An easy- ■■ Use bit and bus logic waveform inputs
to-use point-and-click environment gives you complete
control over the simulation process for greater productivity Tanner S-Edit Schematic Capture
Among the other benefits to your design flow:
■■ Complements T-Spice by providing an integrated
■■ Enables easy creation of syntax-correct SPICE through a environment for editing circuits, setting up and running
command wizard; also highlights SPICE syntax through a simulations, and probing the results
text editor
■■ Provides fast, accurate, and precise options to enable Tanner Waveform Viewer
optimal balance of accuracy and performance
■■ Enables you to jump from error messages to the SPICE ■■ Provides an intuitive multiple-window, multiple-chart
deck where the error is located by double-clicking interface for easy viewing and analyzing of waveforms and
data in highly configurable formats
■■ Supports Verilog-A for behavioral modeling, allowing
designers to prove system-level designs before doing full ■■ Links dynamically to T-Spice with a runtime update feature
device-level design that displays simulation results in real time as the simulator
is running
■■ Provides “.ALTER” command for easy what-if simulations
with netlist changes ■■ Performs fast display of large data files with support for
simultaneously viewing multiple simulations allowing
Perform Sophisticated Analysis quick what-if analysis
T-Spice uses superior numerical techniques to achieve ■■ Built-in waveform calculator gives interactive
convergence for circuits that are often impossible to simulate measurements, including real time dynamic annotations
with other SPICE programs. The types of circuit analysis it ■■ Creates new traces based on mathematical expressions
performs include: of other traces using the waveform calculator

■■ DC and AC analysis, including AC noise analysis

■■ Transient analysis with gear or trapezoidal integration
■■ Monte Carlo analysis over unlimited variables and trials
■■ Virtual measurements with functions for timing, error,
and statistical analysis
■■ Parameter sweeping using linear, log, discrete value, or
external file data sweeps

With T-Spice, you can:

■■ Optimize designs with variables and multiple

constraints by applying a Levenberg-Marquardt non-
linear optimizer Tanner T-Spice is integrated with Tanner S-Edit schematic
capture and Tanner Waveform Viewer, providing a productive
integrated environment.

For the latest product information, contact us at: www.mentor.com, (800) 547-3000
©2015 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may
be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies.
In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks
mentioned in this document are the trademarks of their respective owners.

MGC 07-15 1033530-w