Thanks to visit codestin.com
Credit goes to www.scribd.com

0% found this document useful (0 votes)
18 views5 pages

PGA-103

Uploaded by

kohoca3061
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
18 views5 pages

PGA-103

Uploaded by

kohoca3061
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

ULTRA LINEAR LOW NOISE

Monolithic Amplifier PGA-103+


50Ω 0.05 to 4 GHz

THE BIG DEAL


y 5V/3V operation
y High IP3, 45 dBm typ. at 2 GHz, Vd=5V
y Low Noise Figure, 0.6 at 1 GHz; 0.9 dB at 2 GHz
y Gain, 11.0 dB typ. at 2 GHz
Generic photo used for illustration purposes only
y P1dB 22.5 dBm typ. at 2 GHz at Vd=5V
y Protected under US Patent 8,803,612 CASE STYLE: DF782

y May be used as a replacement for RFMD SPF-5189Za,b


+RoHS Compliant
The +Suffix identifies RoHS Compliance. See our web site
for RoHS Compliance methodologies and qualifications

APPLICATIONS
y Base station infrastructure
y Portable Wireless
y CATV & DBS
y MMDS & Wireless LAN
y LTE

PRODUCT OVERVIEW
PGA-103+ (RoHS compliant) is an advanced wideband amplifier fabricated using E-PHEMT technology and offers extremely
high dynamic range over a broad frequency range and with low noise figure. In addition, the PGA-103+ has good input and
output return loss over a broad frequency range without the need for external matching components and has demonstrated
excellent reliability. It has repeatable performance from lot to lot and is enclosed in a SOT-89 package for very good thermal
performance.

KEY FEATURES
Feature Advantages

Broadband covering primary wireless communications bands:


Broad Band: 0.05 to 4.0 GHz
Cellular, PCS, LTE, WiMAX

The PGA-103+ provides excellent IP3 performance relative to device size and power consumption. The combina-
Ultra High IP3 tion of the design and E-PHEMT Structure provides enhanced linearity over a broad frequency range as evidence
Versus DC power Consumption: in the IP3 being typically 20 dB above the P 1dB point. This feature makes this amplifier ideal for use in:
45 dBm typical at 2 GHz at +5.0V y Driver amplifiers for complex waveform up converter paths
Supply Voltage and only 97mA y Drivers in linearized transmit systems
y Secondary amplifiers in ultra High Dynamic range receivers

Low Noise Figure: A unique feature of the PGA-103+ which separates this design from all competitors is the low noise figure perfor-
0.6 dB up to 1.0 GHz mance in combination with the high dynamic range.

A. Suitability for model replacement within a particular system must be determined by and is solely the responsibility of the customer based on, among other things, electrical performance
criteria, stimulus conditions, application, compatibility with other components and environmental conditions and stresses.
B. The RFMD SPF-5189Z part number is used for identification and comparison purposes only.
REV. B
ECO-011959
PGA-103+
TH/RS/CP
220218

www.minicircuits.com P.O. Box 350166, Brooklyn, NY 11235-0003 (718) 934-4500 [email protected] PAGE 1 OF 5
ULTRA LINEAR LOW NOISE

Monolithic Amplifier PGA-103+

ELECTRICAL SPECIFICATIONS(1) AT 25°C, 50Ω, UNLESS NOTED OTHERWISE


Condition Vd=5V Vd=3V
Parameter Units
(GHz) Min. Typ. Max. Typ.
Frequency Range 0.05 4.0 GHz
0.05 — 26.5 — 25.9
0.4 — 22.1 — 21.6
1.0 14.7 16.2 18.0 15.8
Gain dB
2.0 — 11.0 — 10.6
3.0 — 8.1 — 7.7
4.0 — 6.2 — 5.9
0.05 0.5 0.5
0.4 0.5 0.5
1.0 0.6 0.6
Noise Figure dB
2.0 0.9 0.9
3.0 1.2 1.2
4.0 1.5 1.4
0.05 — 6.7 — 6.1
0.4 — 11.3 — 10.4
1.0 10.0 13.0 — 12.0
Input Return Loss dB
2.0 — 12.8 — 13.0
3.0 — 13.7 — 13.0
4.0 — 15.0 — 14.2
0.05 — 14.1 — 13.8
0.4 — 23.8 — 25.5
1.0 10.0 21.8 — 30.6
Output Return Loss dB
2.0 — 20.6 — 26.4
3.0 — 17.2 — 20.8
4.0 — 16.0 — 19.2
Reverse Isolation 1.0 21.2 20.5 dB
0.05 20.0 15.4
0.4 21.5 18.2
1.0 22.5 18.7
Output Power @1 dB compression(2) dBm
2.0 22.5 19.3
3.0 22.9 20.0
4.0 23.2 20.7
0.05 — 36.7 — 32.4
0.4 — 39.0 — 34.1
1.0 — 41.9 — 34.5
Output IP3 dBm
2.0 40.0 44.6 — 35.6
3.0 — 44.3 — 35.6
4.0 — 45.4 — 35.3
Device Operating Voltage 4.8 5.0 5.2 3.0 V
Device Operating Current 97 120 60 mA
Device Current Variation vs. Temperature -178 -54 μA/°C
Device Current Variation vs Voltage 0.014 0.018 mA/mV
Thermal Resistance, junction-to-ground lead 36 36 °C/W
(1) Measured on Mini-Circuits Characterization test board TB-313. See Characterization Test Circuit (Fig. 1)
(2) Current increases at P1dB

MAXIMUM RATINGS
Parameter Ratings

Operating Temperature (ground lead) -40°C to 85°C

Storage Temperature -65°C to 150°C

Operating Current at 5.0V 200 mA

Power Dissipation at 5.0V 1W


+21 dBm (50 to 2000 MHz)
Input Power (CW)
+26 dBm (2000 to 4000 MHz)
DC Voltage on Pin 3 6V
Permanent damage may occur if any of these limits are exceeded.
Electrical maximum ratings are not intended for continuous normal operation.

www.minicircuits.com P.O. Box 350166, Brooklyn, NY 11235-0003 (718) 934-4500 [email protected] PAGE 2 OF 5
ULTRA LINEAR LOW NOISE

Monolithic Amplifier PGA-103+

SIMPLIFIED SCHEMATIC AND PIN DESCRIPTION

RF-IN RF-OUT 3 RF-OUT & DC-IN


and DC-IN
4 2 GROUND

1 RF-IN
GND

Function Pin Number Description

RF-IN 1 RF input pin. This pin requires the use of an external DC blocking capacitor chosen for the frequency of operation.

RF output and bias pin. DC voltage is present on this pin; therefore a DC blocking capacitor is necessary for proper
RF-OUT and DC-IN 3 operation. An RF choke is needed to feed DC bias without loss of RF signal due to the bias connection, as shown
in “Recommended Application Circuit”, Fig. 2

Connections to ground. Use via holes as shown in “Suggested Layout for PCB Design” to reduce ground path
GND 2,4
inductance for best performance.

CHARACTERIZATION TEST CIRCUIT


Vcc (Supply Voltage)

TB-313

RF-IN 1 3 3/5V RF-OUT

Vd
2,4
DUT

BLK-18+ ZX85-12G-S+
Bias Tee
Fig 1. Block Diagram of Test Circuit used for characterization. (DUT tested on Mini-Circuits Characterization test board TB-313)
Gain, Return loss, Output power at 1dB compression (P1 dB) , output IP3 (OIP3) and noise figure measured using Agilent’s N5242A PNA-X microwave network
analyzer.

Conditions:
1. Gain and Return loss: Pin= -25dBm
2. Output IP3 (OIP3): Two tones, spaced 1 MHz apart, 5 dBm/tone at output.

www.minicircuits.com P.O. Box 350166, Brooklyn, NY 11235-0003 (718) 934-4500 [email protected] PAGE 3 OF 5
ULTRA LINEAR LOW NOISE

Monolithic Amplifier PGA-103+

RECOMMENDED APPLICATION CIRCUIT


Vcc
Fig 2a. Evaluation board TB-678-103+ includes case,
Cbypass connectors and components soldered to PCB

Ibias
4
1 3
RF-IN RF-OUT
Vd

2
BIAS TEE

Cblock=0.001µF, Bias-Tee=TCBT-14+, Cbypass=0.1µF

+VDC Fig 2b. Evaluation board TB-761-103+


unconditionally stable (see note AN-60-064)
Manufacturer P/N /
SEQ Size
C4 Value
A1 PGA-103+ —

C1, C2 .01 uF 0805


C3
3 C3 0.33 uF 1206

C4 10 uF 1206
2 L1 C5 330 pF 0603
C1 C2
1 3 L1 TCCH-80+ —
RF-IN DUT RF-OUT
1
L2 620 nH .115X.110
L2 4
R2 150 Ohm 0603

R2

LOW FREQUENCY
C5 STABILIZATION
CIRCUIT

PRODUCT MARKING

P103

Marking may contain other features or characters for internal lot control

www.minicircuits.com P.O. Box 350166, Brooklyn, NY 11235-0003 (718) 934-4500 [email protected] PAGE 4 OF 5
ULTRA LINEAR LOW NOISE

Monolithic Amplifier PGA-103+

ADDITIONAL DETAILED TECHNICAL INFORMATION IS AVAILABLE ON OUR DASH BOARD. TO ACCESS C LIC K HERE

Data Table

Performance Data Swept Graphs

S-Parameter (S2P Files) Data Set (.zip file)

DF782 (SOT 89) Plastic package, exposed paddle


Case Style
lead finish: tin-silver over nickel
Tape & Reel F55
Standard quantities available on reel 7” reels with 20, 50, 100, 200, 500 or 1K devices

Suggested Layout for PCB Design PL-313

TB-678-103+
Evaluation Board
TB-761-103+ (see Application Note AN-60-064)

Environmental Ratings ENV08T1

ESD RATING
Human Body Model (HBM): Class 1A (250 to <500V) in accordance with ANSI/ESD STM 5.1 - 2001
Machine Model (MM): Class M1(25V) in accordance with ANSI/ESD STM5.2-1999

MSL RATING
Moisture Sensitivity: MSL1 in accordance with IPC/JEDEC J-STD-020D

Attention
Observe precautions
for handling electrostatic
sensitive devices

MSL TEST FLOW CHART

Start Visual Electrical SAM


Inspection Test Analysis

Soak
Reflow 3 cycles Bake at 125°C,
85°C/85RH
260°C 24 hours
168 hours

Visual Electrical SAM


Inspection Test Analysis Finish

NOTES
A. Performance and quality attributes and conditions not expressly stated in this specification document are intended to be excluded and do not form a part of this specification document.
B. Electrical specifications and performance data contained in this specification document are based on Mini-Circuit’s applicable established test performance criteria and measurement instructions.
C. The parts covered by this specification document are subject to Mini-Circuits standard limited warranty and terms and conditions (collectively, “Standard Terms”); Purchasers of this part are entitled to the rights
and benefits contained therein. For a full statement of the standard. Terms and the exclusive rights and remedies thereunder, please visit Mini-Circuits’ website at www.minicircuits.com/MCLStore/terms.jsp

www.minicircuits.com P.O. Box 350166, Brooklyn, NY 11235-0003 (718) 934-4500 [email protected] PAGE 5 OF 5

You might also like