Thanks to visit codestin.com
Credit goes to www.scribd.com

Scribd
Upload
33 views2 pages

Numerical MCQs Sample

The document contains a series of questions and answers related to computer memory and digital logic concepts. It includes topics such as memory addressing, word size, memory chip requirements, binary arithmetic, and counter frequencies. Each question is followed by multiple-choice answers, with the correct answers provided at the end.

Uploaded by

pt989208
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
33 views2 pages

Numerical MCQs Sample

The document contains a series of questions and answers related to computer memory and digital logic concepts. It includes topics such as memory addressing, word size, memory chip requirements, binary arithmetic, and counter frequencies. Each question is followed by multiple-choice answers, with the correct answers provided at the end.

Uploaded by

pt989208
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

1. How many address bits are needed to select all memory locations in the 16K × 1 RAM?

a. 14
b. 16
c. 10
d. 12

2. A 64-bit word consists of ________.


a. 4 bytes
b. 8 bytes
c. 10 bytes
d. 12 bytes

3. How many 2K × 8 ROM chips would be required to build a 16K × 8 memory system?
a. 2
b. 4
c. 8
d. 16
4. How many 2K × 8 ROM chips would be required to build a 16K × 8 memory system?
a. 3192
b. 1024
c. 4096
d. 2048
5. Calculate the A-B, A= 101001102 and B=110011002
a. 11011010
b. 00100110
c. 10100110
d. 10110000

6. Consider a 4-bit up counter with terminal count output TC. The frequency of input Clock,
CK1 is equal to 128KHz. What is the frequency of output Clock, CK2 = TC?
a. 16 Khz
b. 1KHz
c. 8 KHz
d. 4 kHz
7. How many 256-word, 4 bits per word, memory blocks are necessary to implement a 256-
word, 64 bits per word, memory bank?
a. 8 blocks
b. 16 blocks
c. 32 blocks
d. 64 blocks
8. A 4-bit binary up counter has an input clock frequency of 20 kHz. Calculate the frequency
of the most significant bit.
a. 1.25 kHz
b. 2.50 kHz
c. 1.75 kHz
d. 5 kHz
9. Suppose that a certain semiconductor memory chip has a capacity of 8K × 8. How many
bytes could be stored in this device?
a. 8,000
b. 64,000
c. 65,536
d. 8,192
10. Calculate the address bits required for a 4096-bit memory organized as a 512 × 8 memory.
a. 2
b. 4
c. 8
d. 9
11. Consider the setoff 5-veriable functions f(e,d,c,b,a). Note that the order of variable is :
e,d,c,b,a. What cube is represented by 1x01x?
a. a.c.d
b. a.c.d
c. e.c.b
d. b.e
12. How many 256-word, 4 bits per word, memory blocks are necessary to implement a 1024-
word, 4 bits per word memory bank?
a. 2
b. 4
c. 8
d. 16

Answer

1. a
2. b
3. c
4. d
5. a
6. c
Hint: CK2= CK1/16, 16 for 4-bits = 8 Khz
7. b
Hint: Memory Block=256 words x 4 bits =1024 bits/block
Memory bank= 256 words x 64 bits =16384 bits
No. of Blocks = Memory bank/Memory blocks =16384/1024 =16 blocks
8. a
Hint:
The most significant bit (MSB) of a binary counter toggle at half the frequency of the
complete count cycle, fCK=20/2=10 kHz
No. of States for MSB is 24-1=8
fMSB= fCK/No. of States
fMSB=10/8 =1.25 kHz
9. d
Hint: 8K×8 bits=(8×1024) bytes=8192 bytes
10. d
11. c
12. b

You might also like