Explain UVM phases and classify based on
execution order and implementation using
tasks/functions.
(
Design a UVM verification component responsible for
generating clock signals for the DUT and explain
its functionalities and integration.
(8M)
Design a UVM verification environment using
Transaction-Level Modeling (TLM) for a simple
memory controller. (7M)
Design a UVM testbench for an IP core using AHB/APB and explain how
register classes model register-based behavior.