-
Cairo University
- in/alaa-abdelaziz-3a50b3318
-
-
-
-
-
Image_Processing_Course Public
This repository is a collection of labs and exercises covering core to advanced topics in image processing, implemented as part of an image-processing course. It includes various techniques and alg…
Jupyter Notebook UpdatedNov 29, 2025 -
-
ML-Camp Public
This repository contains all the projects and notes from my 10-day Machine Learning Bootcamp. The camp covered fundamentals to hands-on projects, including classification, regression, clustering, r…
Python UpdatedSep 18, 2025 -
This project involved the design and implementation of a fully functional 32-bit single-cycle RISC-V processor based on Harvard architecture. The core supports the RV32I base instruction set, inclu…
Verilog UpdatedSep 8, 2025 -
IEEE-Sessions and assignments (Covering Digital Design)
Verilog UpdatedSep 4, 2025 -
-
-
This project implements a simplified AXI4 memory-mapped slave interface in SystemVerilog, designed to support and verify AXI4 burst-based read and write transactions. It includes a 4KB internal mem…
SystemVerilog UpdatedAug 20, 2025 -
SmartWatch Public
Our smartwatch is a versatile desk clock that incorporates various functionalities
Objective-C UpdatedJul 28, 2025 -
Process_Scheduler Public
Forked from Razan175/Process_SchedulerA CPU Process Scheduler and Memory Management System
C UpdatedJun 17, 2025 -
Surrender-Or-Survive-Aliens Public
About Data structures project Where a war between Aliens and humanity Was simulated using different data structures: Stack, Queue, Linked List,
C++ UpdatedMay 12, 2025 -
PCM-Line-Coding-Simulation Public
Developed a Pulse Code Modulation (PCM) system using MATLAB, covering signal sampling, quantization (8-level), reconstruction, and power-efficient line coding. Compared and simulated bit rate eff…
MATLAB UpdatedMay 12, 2025 -
-
Bit-Calculator Public
Built a functional 2-bit calculator that performs arithmetic operations (add, subtract, multiply, modulo) using basic logic gates for hardware simulation and Verilog for digital design verification.
Verilog UpdatedMay 12, 2025 -
Compared and simulated AM (DSB-LC), FM, and SSB modulation methods using MATLAB; studied variations of modulation index and demodulation with error synchronization.Constructed and converted time-do…
MATLAB UpdatedMay 12, 2025 -
Restaurant_management_system Public
Forked from Raed-04/Restaurant_DBProjectC# UpdatedDec 28, 2024 -