Thanks to visit codestin.com
Credit goes to github.com

Skip to content

@partcleda Partcl, Inc.

Change the repository type filter

All

    Repositories list

    19 repositories

    • caravel_user_neuromorphic_comp

      Public
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Oct 30, 2025Oct 30, 2025

    • partcl-cli

      Public
      Python
      •0•0•0•0•Updated Oct 22, 2025Oct 22, 2025

    • intern_challenge

      Public
      Challenge for 2026 ML Sys Interns
      Python
      •70•8•1•3•Updated Oct 22, 2025Oct 22, 2025

    • OpenTimer

      Public
      A High-performance Timing Analysis Tool for VLSI Systems
      Verilog
      •
      Other
      •166•1•0•2•Updated Sep 29, 2025Sep 29, 2025

    • DREAMPlace

      Public
      Deep learning toolkit-enabled VLSI placement
      C++
      •
      BSD 3-Clause "New" or "Revised" License
      •242•0•0•0•Updated Sep 29, 2025Sep 29, 2025

    • Limbo

      Public
      Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
      C++
      •
      MIT License
      •59•0•0•0•Updated Aug 10, 2025Aug 10, 2025

    • HRM

      Public
      Hierarchical Reasoning Model Official Release
      Python
      •
      Apache License 2.0
      •1.7k•0•0•0•Updated Aug 3, 2025Aug 3, 2025

    • tree-sitter

      Public
      An incremental parsing system for programming tools
      Rust
      •
      MIT License
      •2.2k•0•0•0•Updated Jul 14, 2025Jul 14, 2025

    • flute

      Public
      Flute 3.1 with CMake support
      C++
      •
      Other
      •3•0•0•0•Updated May 9, 2025May 9, 2025

    • yosys

      Public
      Yosys Open SYnthesis Suite
      C++
      •
      ISC License
      •995•0•0•0•Updated Apr 20, 2025Apr 20, 2025

    • munkres-cpp

      Public
      Kuhn-Munkres (Hungarian) Algorithm in C++
      C++
      •
      GNU General Public License v2.0
      •81•0•0•0•Updated Apr 19, 2025Apr 19, 2025

    • abc_TCL

      Public
      ABC: System for Sequential Logic Synthesis and Formal Verification
      C
      •
      Other
      •709•0•0•0•Updated Apr 18, 2025Apr 18, 2025

    • aiger

      Public
      AIGER And-Inverter-Graph Library
      C
      •
      Other
      •28•0•0•0•Updated Apr 15, 2025Apr 15, 2025

    • OpenSTA

      Public
      OpenSTA engine
      C++
      •
      GNU General Public License v3.0
      •212•0•0•0•Updated Apr 1, 2025Apr 1, 2025

    • OpenROAD

      Public
      OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
      Verilog
      •
      BSD 3-Clause "New" or "Revised" License
      •726•0•0•0•Updated Feb 8, 2025Feb 8, 2025

    • CULS

      Public
      GPU-based logic synthesis tool
      C++
      •
      BSD 3-Clause "New" or "Revised" License
      •13•0•0•1•Updated Dec 8, 2024Dec 8, 2024

    • openlane2

      Public
      The next generation of OpenLane, rewritten from scratch with a modular architecture
      Python
      •
      Apache License 2.0
      •68•0•0•0•Updated Dec 8, 2024Dec 8, 2024

    • OpenROAD-flow-scripts

      Public
      OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
      Verilog
      •
      Other
      •390•0•0•0•Updated Dec 4, 2024Dec 4, 2024

    • tree-sitter-verilog

      Public
      SystemVerilog grammar for tree-sitter
      JavaScript
      •
      MIT License
      •39•0•0•0•Updated Nov 11, 2024Nov 11, 2024