Search results

Race condition in three-level CHI when executing LR/SC pairs

bug

mem-rubyRuby caches, structures, and protocolsRuby caches, structures, and protocols

Status: Open.

#2688 In gem5/gem5;

· Kalache-abdesattar opened on Oct 22, 2025

The print_backtrace() when abort or segfault may provide incorrect function back traces.

bug

simGeneral gem5 Simulation ComponentsGeneral gem5 Simulation Components

Status: Open.

#2682 In gem5/gem5;

· harry900831 opened on Oct 21, 2025

RISC-V decoder <code>reset()</code> does not call <code>InstDecoder::reset()</code> (unlike ARM/x86)

arch-riscvThe RISC-V ISAThe RISC-V ISA

Status: Open.

#2681 In gem5/gem5;

· JerryAZR opened on Oct 21, 2025

arch-riscv: innefficient vxsat instructions and missing rounding modes

arch-riscvThe RISC-V ISAThe RISC-V ISA

bug

Status: Open.

#2677 In gem5/gem5;

· Joao-Pedro-Cabral opened on Oct 20, 2025

arch-riscv: <code>vlse64.v</code> reads incorrect values in <code>O3</code> CPU

arch-riscvThe RISC-V ISAThe RISC-V ISA

bug

Status: Open.

#2667 In gem5/gem5;

· Joao-Pedro-Cabral opened on Oct 14, 2025

arch-riscv: <code>vred*</code> fails in <code>assert(arch_reg.getNumPinnedWrites() == 0)</code>

arch-riscvThe RISC-V ISAThe RISC-V ISA

bug

Status: Open.

#2658 In gem5/gem5;

· Joao-Pedro-Cabral opened on Oct 13, 2025

Bug in GARNET_SYNTH_TRAFFIC

bug

mem-garnetThe Garnet subcomponent of RubyThe Garnet subcomponent of Ruby

Status: Open.

#2654 In gem5/gem5;

· lcc-mx opened on Oct 13, 2025

clflush in Ruby Cache

mem-rubyRuby caches, structures, and protocolsRuby caches, structures, and protocols

Status: Open.

#2642 In gem5/gem5;

· AmoghBhagwat opened on Oct 7, 2025

arch-riscv: <code>O3CPU</code> cannot handle the dependecy graph of my code

arch-riscvThe RISC-V ISAThe RISC-V ISA

bug

Status: Open.

#2621 In gem5/gem5;

· Joao-Pedro-Cabral opened on Oct 1, 2025

Semi-silent build failures because of include ordering

bug

build errorAn error was received when trying to build gem5An error was received when trying to build gem5

Status: Open.

#2615 In gem5/gem5;

· mashtizadeh opened on Sep 27, 2025

O3 and checkerCPU are not compatible.

cpu-o3gem5's Out-Of-Order CPUgem5's Out-Of-Order CPU

Status: Open.

#2612 In gem5/gem5;

· gamber27 opened on Sep 24, 2025

how to support BitUnion128

question

Status: Open.

#2602 In gem5/gem5;

· buloruabutata opened on Sep 19, 2025