Thanks to visit codestin.com
Credit goes to www.scribd.com

Scribd
Upload
94 views1 page

DEC Quiz

C. Tie all of the Q outputs together to take parallel data out of a shift register simultaneously. The group of bits 11001 shifted right into a 5-bit register initially holding 01110 results in 00101 after three clock pulses. A negative-edge triggered D flip-flop transfers the logic level at the D input to Q on the negative going transition of the clock signal. To make a J-K flip-flop toggle, set both J and K to 1. An example use of an S-R flip-flop is as a binary storage register.

Uploaded by

Yellasiri Suresh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
94 views1 page

DEC Quiz

C. Tie all of the Q outputs together to take parallel data out of a shift register simultaneously. The group of bits 11001 shifted right into a 5-bit register initially holding 01110 results in 00101 after three clock pulses. A negative-edge triggered D flip-flop transfers the logic level at the D input to Q on the negative going transition of the clock signal. To make a J-K flip-flop toggle, set both J and K to 1. An example use of an S-R flip-flop is as a binary storage register.

Uploaded by

Yellasiri Suresh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

1. How can parallel data be taken out of a shift register simultaneously?

A.

Use the Q output of the first FF.

B. Use the Q output of the last FF.


C. Tie all of the Q outputs together.
D. Use the Q output of each FF.
Answer:
2. The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output
shift register with an initial state 01110. After three clock pulses, the register contains ________.
A.

01110

B. 00001
C. 00101
D. 00110
Answer:

3. Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?


A.

The logic level at the D input is transferred to Q on NGT of CLK.

B. The Q output is ALWAYS identical to the CLK input if the D input is HIGH.
C. The Q output is ALWAYS identical to the D input when CLK = PGT.
D. The Q output is ALWAYS identical to the D input.
Answer:
4. How is a J-K flip-flop made to toggle?
A.

J = 0, K = 0

B. J = 1, K = 0
C. J = 0, K = 1
D. J = 1, K = 1
Answer:
5. One example of the use of an S-R flip-flop is as a(n):
A.

racer

B. astable oscillator
C. binary storage register
D. transition pulse generator
Answer:

You might also like