Thanks to visit codestin.com
Credit goes to www.scribd.com

Scribd
Upload
70 views2 pages

PLL ICs for Communication Systems

This document discusses the phase locked loop (PLL) circuit and IC 565 phase locked loop integrated circuit. A PLL consists of three main blocks: a phase detector, active low pass filter, and voltage controlled oscillator (VCO). The phase detector compares the input signal frequency to the feedback signal frequency from the VCO and produces an error signal. The low pass filter eliminates high frequencies from the error signal. The VCO then adjusts its output frequency based on the filtered error signal until its frequency matches the input signal frequency, locking the two signals together. IC 565 is a commonly used PLL integrated circuit with 14 pins in a dual-inline package.

Uploaded by

khalid
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
70 views2 pages

PLL ICs for Communication Systems

This document discusses the phase locked loop (PLL) circuit and IC 565 phase locked loop integrated circuit. A PLL consists of three main blocks: a phase detector, active low pass filter, and voltage controlled oscillator (VCO). The phase detector compares the input signal frequency to the feedback signal frequency from the VCO and produces an error signal. The low pass filter eliminates high frequencies from the error signal. The VCO then adjusts its output frequency based on the filtered error signal until its frequency matches the input signal frequency, locking the two signals together. IC 565 is a commonly used PLL integrated circuit with 14 pins in a dual-inline package.

Uploaded by

khalid
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

5/31/2020 Phase Locked Loop IC - Tutorialspoint

Phase Locked Loop IC

Phase Locked Loop (PLL) is one of the vital blocks in linear systems. It is useful in
communication systems such as radars, satellites, FMs, etc.

This chapter discusses about the block diagram of PLL and IC 565 in detail.

Block Diagram of PLL

A Phase Locked Loop (PLL) mainly consists of the following three blocks −
Phase Detector
Active Low Pass Filter
Voltage Controlled Oscillator (VCO)

The block diagram of PLL is shown in the following figure −

The output of a phase detector is applied as an input of active low pass filter. Similarly, the
output of active low pass filter is applied as an input of VCO.

The working of a PLL is as follows −


Phase detector produces a DC voltage, which is proportional to the phase
difference between the input signal having frequency of f
fiin
n
and feedback

(output) signal having frequency of f


foou
utt
.

A Phase detector is a multiplier and it produces two frequency components at its


output − sum of the frequencies f
fiin
n
and f
foou
utt
and difference of frequencies

f
fiin
n
& f
foou
utt
.

https://www.tutorialspoint.com/linear_integrated_circuits_applications/linear_integrated_circuits_applications_phase_locked_loop_ic.htm 1/4
5/31/2020 Phase Locked Loop IC - Tutorialspoint

An active low pass filter produces a DC voltage at its output, after eliminating high
frequency component present in the output of the phase detector. It also amplifies
the signal.
A VCO produces a signal having a certain frequency, when there is no input applied
to it. This frequency can be shifted to either side by applying a DC voltage to it.
Therefore, the frequency deviation is directly proportional to the DC voltage present
at the output of a low pass filter.

The above operations take place until the VCO frequency equals to the input signal
frequency. Based on the type of application, we can use either the output of active low pass
filter or output of a VCO. PLLs are used in many applications such as FM demodulator,
clock generator etc.

PLL operates in one of the following three modes −


Free running mode
Capture mode
Lock mode

Initially, PLL operates in free running mode when no input is applied to it. When an input
signal having some frequency is applied to PLL, then the output signal frequency of VCO will
start change. At this stage, the PLL is said to be operating in the capture mode. The output
signal frequency of VCO will change continuously until it is equal to the input signal
frequency. Now, it is said to be PLL is operating in the lock mode.

IC 565
IC 565 is the most commonly used phase locked loop IC. It is a 14 pin Dual-Inline Package
(DIP). The pin diagram of IC 565 is shown in the following figure −

https://www.tutorialspoint.com/linear_integrated_circuits_applications/linear_integrated_circuits_applications_phase_locked_loop_ic.htm 2/4

You might also like