rfmd2080 Data Sheet
rfmd2080 Data Sheet
RFMD2080
45MHz TO 2700MHz IQ MODULATOR WITH
SYNTHESIZER/VCO AND BASEBAND INTERFACE
Package: QFN, 32-Pin, 5mm x 5mm
Features
RF Output Frequency Range
45MHz to 2700MHz
Fractional-N Synthesizer with Phase
Synth
Very Low Spurious Levels det .
Typical Step Size 1.5Hz
Fully Integrated Wideband VCOs
and LO Buffers
Ref.
Integrated Phase Noise divider
<0.2° rms at 1GHz
Integrated Baseband
Amplification Stage with Variable
Gain and Filtering
Functional Block Diagram
Tunable Baseband Filters Input
3dB Bandwidth from 1.5MHz to Product Description
10MHz
The RFMD2080 is a low power, highly integrated, IQ modulator with integrated fractional-N syn-
-45dBc Unadjusted Carrier thesizer and voltage controlled oscillator (VCO). The RFMD2080 can generate output frequen-
Suppression cies of between 45MHz and 2700MHz, making it suitable for a wide range of applications.
-40dBc Unadjusted Sideband The fractional-N synthesizer takes advantage of an advanced sigma-delta architecture that
Suppression delivers ultra-fine step sizes and low spurious products. The synthesizer/VCO combined with an
external loop filter allows the user to generate an oscillator signal covering 90MHz to 5400MHz.
Very Low Noise Floor The signal is buffered and routed to a high accuracy quadrature divider (/2) that drives the bal-
-150dBm/Hz Typical anced I and Q mixers. The output of the mixers are summed and applied to a differential RF out-
put stage. The device also features a differential input for an external VCO or LO source.
Output P1dB +4dBm
Output IP3 +18dBm The baseband I and Q stages are highly integrated; featuring variable gain and filtering as well
as generation of DC offset voltages. The programmable DC offsets enable improved carrier sup-
3.0V to 3.3V Power Supply pression. The baseband input 3dB bandwidth can be tuned from 1.5MHz to 10MHz, and the
total gain control range is 38dB with 2dB resolution.
155mA Typical Current
Consumption Device programming is achieved via a simple 3-wire serial interface. In addition, a unique pro-
gramming mode allows up to four devices to be controlled from a common serial bus. This elim-
Serial Programming Interface inates the need for separate chip-select control lines between each device and the host
controller. Up to six general purpose outputs are provided, which can be used to access internal
Applications signals (the LOCK signal, for example) or to control front end components. The device is opti-
mized for low power operation, consuming typically only 155mA from a 3V supply.
Satellite Communications
QPSK/QAM Modulators
SSB Modulators
Software Defined Radios Optimum Technology Matching® Applied
GaAs HBT SiGe BiCMOS GaAs pHEMT GaN HEMT
GaAs MESFET Si BiCMOS Si CMOS RF MEMS
InGaP HBT SiGe HBT Si BJT LDMOS
RF MICRO DEVICES®, RFMD®, Optimum Technology Matching®, Enabling Wireless Connectivity™, PowerStar®, POLARIS™ TOTAL RADIO™ and UltimateBlue™ are trademarks of RFMD, LLC. BLUETOOTH is a trade-
mark owned by Bluetooth SIG, Inc., U.S.A. and licensed for use by RFMD. All other trade names, trademarks and registered trademarks are the property of their respective owners. ©2011, RF Micro Devices, Inc.
Specification
Parameter Unit Condition
Min. Typ. Max.
ESD Requirements
Human Body Model 2000 V DC Pins
1500 V All Pins
Charge Device Model 1000 V All Pins
Operating Conditions
Supply Voltage (VDD) 3.0 3.3 V
Temperature -40 +85 °C
Logic Inputs/Outputs
(VDD = Supply to DIG_VDD pin)
Input Low voltage -0.3 +0.5 V
Input High voltage VDD / 1.5 VDD V
Input Low current -10 +10 A Input = 0V
Input High current -10 +10 A Input = VDD
Output Low voltage 0 0.2*VDD V
Output High voltage 0.8*VDD VDD V
Load Resistance 10 K
Load Capacitance 20 pF
GPO Drive Capability
Sink Current 20 mA At VOL = +0.6V
Source Current 20 mA At VOH = +2.4V
Output Impedance 25
Static
Supply Current (IDD) 155 mA
Standby 2 mA Reference Oscillator and Bandgap Only
Power Down Current 300 A ENBL = 0 and REF_STBY = 0
Notes:
1. An RC low pass filter may be used on this line to reduce digital noise.
2. If the device is under software control this input can be configured as a general purpose output (GPO).
3. Connect a 51K resistor from this pin to ground. This pin is sensitive to low frequency noise injection.
4. DC bias voltage and modulation should be applied to this pin.
5. This pin must be connected to ANA_VDD2 using an RF choke or center tapped transformer (see application schematic).
VCO
The VCO core in the RFMD2080 consists of three VCOs which, in conjunction with the integrated LO dividers of /1 to /32, cover
the frequency range of 90MHz to 5400MHz. The modulator quadrature divider provides a further fixed divide by two to give the
center frequency range at the modulator output of 45MHz to 2700MHz.
Each VCO has 128 overlapping bands which are used to achieve low VCO gain and optimal phase noise performance across
the whole tuning range. The chip automatically selects the correct VCO (VCO auto-select) and the correct VCO band (VCO
coarse tuning) to generate the desired LO frequency based on the values programmed into the PLL1 and PLL2 registers banks.
The VCO auto-select and VCO coarse tuning are triggered every time ENBL is taken high, or if the PLL re-lock self clearing bit is
programmed high. Once the correct VCO and band have been selected the PLL will lock onto the correct frequency. During the
band selection process fixed capacitance elements are progressively connected to the VCO resonant circuit until the VCO is
oscillating at approximately the correct frequency. The output of this band selection, CT_CAL, is made available in the read-
back register. If this was unsuccessful it will be indicated by the CT_FAILED flag also available in the read-back register. A value
between 1 and 126 indicates a successful calibration, the actual value being dependent on the desired frequency as well as
process variation for a particular device.
The band select process will center the VCO tuning voltage at about 0.8V, compensating for manufacturing tolerances and pro-
cess variation as well as environmental factors including temperature. In applications where the device is left enabled at the
same LO frequency for some time it is recommended that automatic band selection be performed for every 30°C change in
temperature. This assumes an active loop filter.
The RFMD2080 features a differential LO input to allow the mixer to be driven from an external LO source. The fractional-N PLL
can be used with an external VCO driven into this LO input, which may be useful to reduce phase noise in some applications.
This may also require an external op-amp, dependant on the tuning voltage required by the external VCO.
Fractional-N PLL
The RFMD2080 contains a charge-pump based fractional-N phase locked loop (PLL) for controlling the three VCOs. The PLL
includes automatic calibration systems to counteract the effects of process and environmental variations, ensuring repeatable
loop response and phase noise performance. As well as the VCO auto-select and coarse tuning, there is a loop filter calibration
mechanism which can be enabled if required. This operates by adjusting the charge pump current to maintain loop bandwidth.
This can be useful for applications where the LO is tuned over a wide frequency range.
The PLL has been designed to use a reference frequency of between 10MHz and 104MHz from an external source, which is
typically a temperature controlled crystal oscillator (TCXO). A reference divider (divide by 1 to divide by 7) is supplied and
should be programmed to limit the frequency at the phase detector to a maximum of 52MHz.
Two PLL programming banks are provided, the first bank is preceded by the label PLL1 and the second bank is preceded by the
label PLL2. The active register bank is selected by the state of the MODE pin, low for PLL1 and high for PLL2.
The VCO outputs are first divided down in a high frequency prescalar. The output of this high frequency prescalar then enters
the N divider, which is a fractional divider containing a dual-modulus prescalar and a digitally spur-compensated fractional
sequence generator. This allows very fine frequency steps and minimizes fractional spurs. The fractional energy is shaped and
appears as fractional noise at frequency offsets above 100KHz which will be attenuated by the loop filter. An external loop filter
is used, giving flexibility in setting loop bandwidth for optimizing phase noise and lock time, for example.
Where FREF is the reference frequency, R is the reference division ratio, P is the prescalar division ratio, and LO_DIV is the LO
divider value.
Pin 26 (GPO4) can be configured as a lock detect pin. The lock status is also available in the read-back register. The lock detect
function is a window detector on the VCO tuning voltage. The lock flag will be high to show PLL lock which corresponds to the
VCO tuning voltage being within the specified range, typically 0.30V to 1.25V.
The lock time of the PLL will depend on a number of factors; including the loop bandwidth and the reference frequency at the
phase detector. This clock frequency determines the speed at which the state machine and internal calibrations run. A 52MHz
phase detector frequency will give fastest lock times, of typically <50secs when using the PLL re-lock bit.
If the automatic loop bandwidth calibration is enabled the charge pump current is set by the calibration algorithm based upon
the VCO gain.
The phase detector will operate with a maximum input frequency of 52MHz.
Loop Filter
The active loop filter is implemented using the on-chip low noise op-amp, with external resistors and capacitors. The op-amp
gives a tuning voltage range of typically +0.1V to +2.4V. The internal configuration of the chip is shown below with the recom-
mended active loop filter. The loop filter shown is designed to give lowest integrated phase noise, for reference frequencies of
between 26MHz and 52MHz. The external loop filter components give the flexibility to optimize the loop response for any par-
ticular application and combination of reference and VCO frequencies.
8p2
LFILT1 22K
180p LFILT2
330p 330p
+1.1V
On cold start, or if REFSTBY is programmed low, the TCXO will need a warm-up period. This is set by the SU_WAIT bits. This will
allow the clock to be stable and immediately available when the ENBL bit is asserted high, allowing the PLL to assume normal
operation.
If the current consumption of the reference circuits in standby mode, typically 2mA, is not critical, then the REFSTBY bit can be
set high. This allows the fastest startup and lock time after ENBL is taken high.
IQ Modulator
The IQ modulator core of the RFMD2080 is wideband covering from 45MHz to 2700MHz. It has been designed to achieve
exceptional linearity for the amount of DC power consumed.
The modulator mixer cores have four coarse gain/current settings. Each setting steps the gain and linearity by 6dB and can be
used to optimize performance or reduce power consumption. The best linearity is achieved using the modulator bias setting
MODDC=4. This setting adjusts bias mixer current and can be used to trade off linearity and current consumption.
The modulator output is differential and requires a balun and simple matching circuit optimized to the specific application fre-
quencies. The modulator output pins are also used to source current for the modulator mixer circuits, about 10mA on each pin.
This is usually via a center-tapped balun or by RF chokes in the external matching circuitry to the supply. The modulator output
is high impedance, consisting of approximately 2K resistance in parallel with some capacitance, approximately 1pF. The
modulator output does not require a conjugate matching network. It is a constant current output which will drive a real differ-
ential load of typically 200. Since the mixer output is a constant current source, a higher resistance load will give higher out-
put power and gain. A shunt inductor can be used to resonate with the mixer output capacitance at the frequency of interest.
This inductor may not be required at lower frequencies where the impedance of the output capacitance is less significant. At
higher output frequencies the inductance of the bond wires (about 0.5nH on each pin) becomes more significant.
0.5nH
1K
RFMD2080
1pF
RF Output
1K 0.5nH
It is recommended to use a 4:1 balun on the modulator output, presenting 200 to the output in a single ended 50 system.
The RFMD2080 evaluation board has an RFXF8553 wideband transmission line transformer.
Baseband Section
The RFMD2080 features a baseband section that consists of an active low pass filter, variable attenuator and DC offset con-
trol circuitry. DC offset calibration is performed using digital-to-analog converters (DACs) that apply an offset voltage to various
parts of the circuit to compensate for DC offsets introduced by the internal buffers and the mixer core. This can be done to opti-
mize LO suppression by setting registers to program the DAC offset voltages.
dcdac_ai dcdac_i
rc_tune
DAC DAC
I
I_p
I_n
10K 10K
bb_atten cal_blank
rc_tune
dcdac_aq dcdac_q
rc_tune
DAC DAC
Q
Q_p
Q_n
10K 10K
bb_atten cal_blank
rc_tune
The differential I and Q input impedance is set by 10K pull down resistors on each pin, so presenting 20K differential
impedance. The baseband input signals will be typically 1Vp-p differential. A common mode DC voltage between 0.5V and 1.5V
is required for optimal performance. If required the phase and amplitude of either of the I or Q signal can be adjusted to
reduce the level of the unwanted sideband signal at the modulator output.
The baseband path consists of an active low pass filter with variable capacitors. The variable capacitors provide 64 "rctune"
settings that allow the input 3dB bandwidth to be tuned from 1.5MHz to 10MHz. This is followed by a variable gain attenuator
that delivers 0dB to -20dB gain in 2dB steps. Additionally, the mixers have gain control, ranging from 0dB to -18dB in 6dB
steps giving a maximum range of 38dB. The variable gain attenuator and mixer input have DACs attached to allow DC offsets
within the baseband path to be corrected, thus reducing LO breakthrough. An isolation switch sits between the variable gain
attenuator and the mixer input to allow their offsets to be compensated separately. This may be required since the offset within
the variable gain attenuator will vary with gain and thus its DC compensation may also have to vary for optimum LO cancella-
tion.
Serial Interface
All on-chip registers in the RFMD2080 are programmed using a proprietary 3-wire serial bus which supports both write and
read operations. Synthesizer programming, device configuration and control are achieved through a mixture of hardware and
software controls. Hardware pins can be used to control ENBL, MODE and RESETX or the device can be programmed entirely
via the serial bus.
The serial data interface can be configured for 4-wire operation, by setting the '4WIRE' bit in the SDI_CTRL register high. Then
pin 26 is used as the data out pin, and pin 32 is the serial data in pin.
The ENBL pin has two functions: to enable the analog circuits in the chip and to trigger the VCO auto-selection and coarse tun-
ing mechanisms. The VCO auto-selection and coarse tuning are initiated when the ENBL pin is taken high. Every time the fre-
quency of the synthesizer is reprogrammed, ENBL has to be asserted high to initiate these mechanisms and then to initiate the
PLL locking. Alternatively following the programming of a new frequency the PLL re-lock self clearing bit could be used.
If the device is left in the enabled state for long periods, it is recommended that VCO auto-selection and coarse tuning (band
selection) is performed for every 30°C change in temperature. The lock detect flag can be used to indicate when to perform
the VCO calibration; it shows that the VCO tuning voltage has drifted significantly with changing temperature.
The RESETX pin is a hardware reset control that will reset all digital circuits to their startup state when asserted low. The device
includes a power-on-reset function, so this pin should not normally be required, in which case it should be connected to the
positive supply.
The MODE pin controls which PLL programming register bank is active.
When the device is under software control, achieved by setting the SIPIN bit in the SDI_CTRL register high, then the hardware
can be controlled via the SDI_CTRL register. When this is the case, the MODE and ENBL control lines are not required. If the
device is under software control, pins 1 and 9 can be configured as general purpose outputs (GPO).
Multi-Slice Mode
ENX
SDATA
SCLK
The Multi-Slice mode of operation allows up to four chips to be controlled from a common serial bus. The device address pins,
(15 and 16) ADD1 and ADD2, are used to set the address of each part.
On power up, and after a Reset, the devices ignore the address pins ADD1 and ADD2 and any data presented to the serial bus
will be programmed into all the devices. However, once the 'ADDR' bit in the SDI_CTRL register is set each device then adopts
an address according to the state of the address pins on the device.
Programming Information
Please refer to the register map and programming guides which are available for download from http://rfmd.com/prod-
ucts/IntSynthModulator/.
Evaluation Boards
The evaluation board for the RFMD2080 is provided as part of a design kit, along with the necessary cables and programming
software tool to enable full evaluation of the device. The evaluation board has been configured for wideband operation; the
modulator output is connected to a wideband transmission line transformer balun. Design kits can be ordered from
www.rfmd.com or from local RFMD sales offices and authorized sales channels. For ordering codes please see "Ordering Infor-
mation" on the last page of this data sheet. For further details on how to set up the design kits please refer to the user guide
which can be downloaded from http://rfmd.com/products/IntSynthModulator/.
Ext LO Biasing
& LDOs
/2n
[n=0..5] I
Mux
Pre-
scaler
Sequence N-
generator divider /2 IQ
Charge gen
pump
Phase
detector
Reference
divider
Q
Control
GPIO
Pin Out
GPO4/LD/DO 26
RESETX 29
SDATA 32
GPO3 25
SCLK 31
ENX 30
NC 28
NC 27
ENBL/GPO5 1 24 ANA_VDD2
EXT_LO 2 23 MOD_I_P
EXT_LO_DEC 3 22 MOD_I_N
REXT 4 21 NC
Exposed
ANA_VDD1 5 paddle 20 NC
LFILT1 6 19 MOD_Q_P
LFILT2 7 18 MOD_Q_N
LFILT3 8 17 DIG_VDD
10 REF_IN
11 NC
12 TM
13 RF_OUT_N
14 RF_OUT_P
15 GPO1/ADD1
16 GPO2/ADD2
9 MODE/GPO6
31
30
29
28
27
26
25
33pF 10nF
RESETX
NC
NC
GPO3/FM
ENX
SCLK
SDATA
GPO4/LD/DO
1 24
ENBL/GP05 ANA_VDD2
Application Schematic
2 23 MOD_I_P
EXT_LO MOD_I_P
3 22 MOD_I_N
EXT_LO_DEC U1 MOD_I_N
R1 4 21
VDDA1
51K
REXT RFMD2080 NC
5 20
ANA_VDD1 NC
LFILT1 6 19 MOD_Q_P
C34 C5 LFILT1 MOD_Q_P
MODE/GP06
GPO1/ADD1
GPO2/ADD2
RF_OUT_N
10nF 33pF LFILT2 7
RF_OUT_P
18 MOD_Q_N
LFILT2 MOD_Q_N
REF_IN
LFILT3 8 17
GND
LFILT3 DIG_VDD
VDDD
TM
NC
LFILT1
10
11
12
13
14
15
16
33
C3 C19
R3 33pF 10nF
22K
C8
Loop Filter
8.2pF
C9 R2 470R R6 470R
180pF LFILT3 C16 GPO2
1nF GPO1
LFILT2 C10 C17 T1 RFXF8553
330pF 330pF 3 C30
Y1 VDDA2 6 RF_OP 1 J4
2
2 3 4 50 OHM (0.5mm) RF_OP
GND OUT L1
1 100pF
RFMD2080
DNI
2
R31
VDDA2 120R
VDDA2 C29
1 4 +2.8V 100pF
VC VCC
470R
R32 VCTCXO
R9 C33
C43 470R C44
100pF
10nF 10nF
12 of 19
RFMD2080
Typical Performance Characteristics: Synthesizer
VDD = +3V and TA = +27°C unless stated otherwise, as measured on RFMD2080 evaluation board
-90.0 325MHz
162.5MHz 162.5MHz
-100.0 -100.0
-110.0 -110.0
-120.0 -120.0
-130.0 -130.0
-140.0 -140.0
-150.0 -150.0
-160.0 -160.0
1.0 10.0 100.0 1000.0 10000.0 100000.0 1.0 10.0 100.0 1000.0 10000.0 100000.0
-90.0
Phase Noise (dBc/Hz)
-110.0 -110.0
-120.0 -120.0
-130.0 -130.0
-140.0 -140.0
-150.0 -150.0
-160.0 -160.0
1.0 10.0 100.0 1000.0 10000.0 100000.0 1.0 10.0 100.0 1000.0 10000.0 100000.0
Offset Frequency (KHz) Offset Frequency (KHz)
26MHz TCXO
0.5 52MHz TCXO
0.4
0.3
0.2
0.1 Note:
• 26 MHz Crystal Oscillator: NDK ENA3523A
0.0 • 52 MHz Crystal Oscillator: NDK ENA3560A
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0
LO Frequency (MHz)
1700
-40 Deg C
20
+27 Deg C
VCO1
Kvco (MHz/V)
+85 Deg C
VCO Frequency (MHz)
1600
15
1500
10
1400
5
1300
1200 0
0 20 40 60 80 100 120 1200 1300 1400 1500 1600 1700 1800
Kvco (MHz/V)
20
2000
15
1900
10
1800
1700 5
1600 0
0 20 40 60 80 100 120 1600 1700 1800 1900 2000 2100 2200 2300
CT_CAL Word VCO Frequency /2 (MHz)
VCO3
Kvco (MHz/V)
20
2600
2500 15
2400
10
2300
5
2200
2100 0
0 20 40 60 80 100 120 2200 2300 2400 2500 2600 2700 2800 2900
CT_CAL Word VCO Frequency /2 (MHz)
2015
1500
2010
1495
2005
1490 2000
1995
1485
-40 Deg C 1990 -40 Deg C
+27 Deg C +27 Deg C
1480
+85 Deg C 1985 +85 Deg C
1475 1980
0.0 0.5 1.0 1.5 0.0 0.5 1.0 1.5
Tuning Voltage (Volts) Tuning Voltage (Volts)
1500MHz VCO1
Phase Noise (dBc/Hz)
2500 -90.0
2495 -100.0
2490 -110.0
2485 -120.0
2480 -130.0
-40 Deg C
2475 -140.0
+27 Deg C
2470 +85 Deg C -150.0
2465 -160.0
0.0 0.5 1.0 1.5 10.0 100.0 1000.0 10000.0 100000.0
Tuning Voltage (Volts) Offset Frequency (KHz)
15.0
-10.0 -10.0
Wanted Signal Level (dBm)
10.0
160.0
-10.0
Wanted Signal Level (dBm)
155.0
-20.0 Unmatched
27nH Shunt
150.0
15nH Shunt
-30.0 8.2nH Shunt 85DegC, 3.0V
3.9nH Shunt 145.0 85DegC, 3.3V
27DegC, 3.0V
2.7nH Shunt
27DegC, 3.3V
-40.0 -40DegC, 3.0V
140.0
-40DegC, 3.3V
-50.0 135.0
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 10.0 100.0 1000.0 10000.0
Output Frequency (MHz) Output Frequency (MHz)
-5.0 -8.0
Output Power (dBm)
-20.0 -32.0
0.1 1.0 10.0 0.0 2.0 4.0 6.0 8.0 10.0 12.0 14.0
Baseband Frequency (MHz) Baseband Frequency (MHz)
LO Suppression (dBc)
Wanted Signal Level (dBm)
-50.0
-10.0
-55.0
-12.0
-14.0 -60.0
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0
-45.0 -45.0
-40DegC, +3.0V
-40DegC, +3.3V
-50.0 -50.0
+27DegC, +3.0V
+27DegC, +3.3V
-55.0 -55.0 +85DegC, +3.0V
+85DegC, +3.3V
-60.0 -60.0
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0
+85DegC, +3.0V
2.0 15.0
+85DegC, +3.3V
0.0 13.0
-40DegC, +3.0V
-2.0 11.0
-40DegC, +3.3V
+27DegC, +3.0V 9.0
-4.0
+27DegC, +3.3V
-6.0 +85DegC, +3.0V 7.0
+85DegC, +3.3V
-8.0 5.0
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0
-150.0 -150.0
-155.0 -155.0
-160.0 -160.0
-165.0 -165.0
-170.0 -170.0
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0
Output Frequency (MHz) Output Frequency (MHz)
1.3
Current (mA)
-20.0 140.0
1.2
-25.0 135.0
1.1 Mod=0; Wanted
-30.0 Mod=1; Wanted 130.0
Mod=2; Wanted
1.0 Mod=3; Wanted
-35.0 125.0
Mod=0; Current
Mod=1; Current
0.9 -40.0 Mod=2; Current 120.0
Mod=3; Current
0.8 -45.0 115.0
0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 5 6 7 8 9 10 11 12 13 14 15
-35.0
Level (dBm)
Mod=2; LO
Mod=3; LO
-40.0 -10.0 Mod=0, OIP3
Mod=1; OIP3
-45.0 Mod=2; OIP3
-20.0
Mod=3; OIP3
-50.0 Mod=0; OP1dB
Mod=1; OP1dB
-30.0
-55.0 Mod=2; OP1dB
Mod=3; OP1dB
-60.0 -40.0
-40.0 -30.0 -20.0 -10.0 0.0 -40.0 -30.0 -20.0 -10.0 0.0
Gain (dB) Gain (dB)
Ordering Information
Ordering Code Package Quantity
RFMD2080SB 32-Pin QFN 5-Piece sample bag
RFMD2080SQ 32-Pin QFN 25-Piece sample bag
RFMD2080SR 32-Pin QFN 100-Piece reel
RFMD2080TR7 32-Pin QFN 750-Piece reel
RFMD2080TR13 32-Pin QFN 2500-Piece reel
DKMD2080 Complete Design Kit 1 Box