Thanks to visit codestin.com
Credit goes to www.scribd.com

0% found this document useful (0 votes)
28 views2 pages

Model Paper 1 Update

The document outlines the model question paper for the B.Tech First Year course 'Principles of Digital Electronics' at Tulsiramji Gaikwad-Patil College of Engineering and Technology. It includes the course code, duration, maximum marks, and instructions for candidates, as well as course outcomes related to digital electronics concepts. Additionally, it provides a structured set of questions across various topics, including number systems, logic gates, and flip-flops.

Uploaded by

shrutika.ece
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
28 views2 pages

Model Paper 1 Update

The document outlines the model question paper for the B.Tech First Year course 'Principles of Digital Electronics' at Tulsiramji Gaikwad-Patil College of Engineering and Technology. It includes the course code, duration, maximum marks, and instructions for candidates, as well as course outcomes related to digital electronics concepts. Additionally, it provides a structured set of questions across various topics, including number systems, logic gates, and flip-flops.

Uploaded by

shrutika.ece
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

with 3.

32 CGPA TPCET/BEC4101
Tulsiramji Gaikwad-Patil College of Engineering and
Technology
Wardha Road, Nagpur - 441 108
Approved by AICTE, New Delhi, Govt. of Maharashtra
(An Autonomous Institution Affiliated to RTM Nagpur University with NAAC A+ Grade)

Session 2025-26 (Odd Semester)


INSTITUTE VISION INSTITUTE MISSION
[M1] To strive for rearing standard and stature of the students by
practicing high standards of professional ethics, transparency and
To emerge as a learning Center of Excellence in the National accountability.
Ethos in domains of Science, Technology and Management
[M2] To provide facilities and services to meet the challenges of Industry and
Society.

[M3] To facilitate socially responsive research, innovation and


entrepreneurship.

[M4] To ascertain holistic development of the students and staff members


by inculcating knowledge and profession as work practices.

MODEL QUESTION PAPER


B.Tech : I Semester
Programme: B.Tech First
Year

Course Name: Principles of Digital Electronics Course Code: BEC4101

Time: 3 Hours Max Marks: 60 Marks

Instructions to candidates:
1.All questions are compulsory in Group A 4.All question carry marks as indicated

2.Solve any two sub question out of three in Group B 5.Use of non-programmable calculator is allowed

3.Assume suitable data wherever necessary. 6.Use of drawing instrument is permitted.

Course Code: Course Outcomes


Students should be able to
CO1 Illustrate the Number system & its conversion
CO2 Examine the truth table of Logic gates and simplify its logical expression
CO3
Implement combinational logic circuit.
CO4 Analyze the functional behavior of flip- flops
CO5 Verify the working principles of asynchronous and synchronous counters
Que.
Marks CO
No
Section - A
1.a Find 2’s complement of (1010). 02 CO1
1.b Sketch symbol and truth table of NOR gate. 02 CO2
1.c State the applications of multiplexer and De-multiplexer? 02 CO3
1.d Draw the logic symbol and truth table of J-K Flip-Flop 02 CO4

1.e Define a Shift register. 02 CO5

2.a i)Solve the binary number into its decimal equivalent: (1011.01) 05 CO1
ii)Solve the decimal number into its equivalent hex number: (2003)
2.b Calculate the result of binary addition and binary substraction 05 CO1
i)(1011) + (1100) = (?)
ii)(1100) - (011) = (?)
2.c Apply binary substraction using 2’s complement method 05 CO1
i)(110) – (011) = (?)
ii)(011) – (110) = (?)

3.a Construct the Ex-OR gate using only NAND gates and write its equation . 05 CO2

3.b Relate the following boolean equation and implement using basic gates 05 CO2
Y= A.B.C’+A.B’.C’+A’.B.C+A.B.C+A.B’.C

3.c Modify this SOP form using K-map reduction techniques 05 CO2
F(A, B, C , D)=(0,1,2,3,8,10 )+d( 5,7)
4.a 05 CO3
4.b 05 CO3

4.c 05 CO3

5.a Explain the working of R-S Flip-Flop with logic diagram and truth table 05 CO4

5.b Describe the operation of a J-K Flip-Flop with a logic diagram and truth table. 05 CO4

5.c Explain the working of Master–Slave J-K Flip-Flop with neat diagram and timing 05 CO4
waveform

6.a Explain the working of a Johnson counter with a 4-bit configuration. 05 CO5

6.b Describe the Type T design of a counter and how it is used in sequential 05 CO5
circuits.

6.c Explain how a parallel register differs from a shift register with examples. 05 CO5

You might also like