Quantum Key Distribution (QKD) Post-Processing: C++ simulation of sifting & error correction, and Verilog HDL implementation of hardware-optimized sifting and privacy amplification using NTT-based architecture. Includes testbenches, results, and FPGA validation.
SystemVerilog implementation of a Binary to Gray Code Converter in both structural and behavioral styles. Includes a simple testbench for verification. Useful for digital design learners and FPGA developers.
Add a description, image, and links to the xilinxvivado topic page so that developers can more easily learn about it.
To associate your repository with the xilinxvivado topic, visit your repo's landing page and select "manage topics."