Implemented a RISC 5-stage pipeline in C++ and ran a benchmark program to observe a 60% reduction in total execution time between the pipelined and unpipelined design.
c-plus-plus cpu pipeline computer-architecture hazard-detection cycle-accurate cpu-simulator performance-modeling pipeline-simulator control-hazards data-hazards structural-hazards
-
Updated
Jan 9, 2026 - C++