Thanks to visit codestin.com
Credit goes to www.scribd.com

0% found this document useful (0 votes)
7 views6 pages

Unit-5 Pipelining

Pipelining allows for concurrent execution of instructions, reducing overall program execution time by ensuring no stage is idle. While increasing the number of stages can enhance throughput, it may also lead to longer completion times for certain instructions, particularly branch instructions. Each stage must complete its task in one clock cycle, and the clock cycle time is determined by the longest stage to avoid pipeline stalls.

Uploaded by

23ucc507
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
7 views6 pages

Unit-5 Pipelining

Pipelining allows for concurrent execution of instructions, reducing overall program execution time by ensuring no stage is idle. While increasing the number of stages can enhance throughput, it may also lead to longer completion times for certain instructions, particularly branch instructions. Each stage must complete its task in one clock cycle, and the clock cycle time is determined by the longest stage to avoid pipeline stalls.

Uploaded by

23ucc507
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

Unit-5 Pipelining

14 November 2024 16:22

#Concurrent Execution of Instructions: which decreases the


Each stage is available for another instruction and no stage is
execution time of the whole Program. lying idle.
It is assumed that each of these stages complete in one clock
cycle.

The Number of Operations per second have gone up


However The time required to execute one instruction remains
the same.

Pipelining Page 1
C : Clock Cycle Time

It is not necessary that increasing the number of stages


Will increase the efficiency..

If you have a lot of stages to complete one instruction.


Then
The number of cycles that are required to complete a Branch
Instruction BECOMES MORE.

Pipelining Page 2
Just Remember that 1st instruction will take n clock cycles.. Where n
is the number of stages ..
After that the subsequent instructions will take 1 clock cycle each.

Non Pipelined system mei N clock cycles lagengi to execute each


instruction.

Time Delay ya clock cycle time hum hamesha Maximum waala lete hai
to prevent Pipeline Stalls.

EACH STAGE HAS TO COMPLETE ITS TASK IN ONE CLOCK CYCLE.. SO ITS
BENEFICIAL TO TAKE THE MAX TIME OF ANY STAGE SO THAT ALL THE
STAGES ARE COMPLETED BY THAT TIME..

so the clock cycle will be the maximum required by each of the stages.

Add the time delay of the interstage buffer of stage3 only kyuki bas usi
ka time consider kia hai clock cycle mei… so just add 1 sec to it.

Pipelining Page 3
Pipelining Page 4
Pipelining Page 5
Pipelining Page 6

You might also like