UPF basics Cheat Sheet

by Bug Hunter (kamezian) via cheatography.com/126408/cs/24454/

Power Domain Power Supply Network UPF 1.0 (cont)

crea​te_​pow​er_​dom​ain pd1 Power domain created at set_​dom​ain​_su​ppl​‐ Specifies primary power/​ground nets for
top level scope y_net power domain
crea​te_​pow​er_​dom​ain pd2 - specify instance name crea​te_​sup​ply_net -reuse will create supply net and supply port
elements cpu automa​tically at child level
crea​te_​pow​er_​dom​ain pd3 - in relative scope cpu, exists
elements Mem -scope cpu instance Mem Level Shifters - set_le​vel​_sh​ifter

set_​dom​ain​_su​ppl​y_net is required to specify primary power and set_le​vel​_sh​ifter LS_in -domain PD2 -app​lies_to inputs -rule
ground nets for a power domain high_t​o_low -location self

set_​dom​ain​_su​ppl​y_net TOP -prima​ry_​pow​er_net VDD -prima​ry_​‐ set_le​vel​_sh​ifter LS_out -domain PD2 -app​lies_to outputs -rule
gro​und_net VSS low_to​_high -location parent
rule can be " high_t​o_l​ow", "​low​‐ location can be "​sel​f", "​par​ent​"
Power Switches - MTCMOS Cells _to​_hi​gh" or "​bot​h" or "​aut​oma​tic​"

crea​te_​pow​er_​switch myswitch -domain Core -input​_su​ppl​‐ LS needed when 2 different signals belonging to different voltage
y_port {in VDDC} -outpu​t_s​upp​ly_port {out VDDS } -contr​ol_port power domains need to be connected to ensure proper signal value
{Nsleep PMU/sleep} -on_state {on_state in {!sleep} } and timing propag​ation
Place & Route later will physically map the constraint to the real Level Shifter strategy is opti​onal since insertion controlled by PST.
switch cells: LS Strategy can be applied to control thel​oca​tion of the LS cells

map_​pow​er_​switch -domain <do​mai​n_n​ame> -lib_cell <li​b_c​ell​‐

ISO Cells-​set​_is​ola​tio​n/s​et_​iso​lat​ion​_co​ntrol
_na​me> <sw​itc​h_n​ame​>
set_​iso​lat​ion -appli​es_to outputs -location parent
Even when not switch​ing​,CMOS cells consume leakage power. The
idea is to save leakage power by truning off design partitions set_​iso​lat​ion –no_is​olation –elements {list}
when the logic is inacti​ve​,for that, Power Switches are added set_​iso​lat​ion iso_co​re_out -domain Core_d​omain -isola​tio​n_p​owe​‐
between the main supply and the virtual supply to be shutdown. Of r_net VDDC -isola​tio​n_g​rou​nd_net VSS -clamp​_value 1 -appli​es_to
course the virtual supply is connected to standard cells supply rails. outputs
set_​iso​lat​ion​_co​ntrol iso_co​re_out –domain Core_d​omain -isola​‐
Power Supply Network UPF 1.0
tio​n_s​ignal PwrCtr​l/i​sol​ate​_ctrl -isola​tio​n_sense low -location parent
crea​te_​sup​ply​_port VDD Creates Port VDD
Provide protection during shutdown to avoid spurious signal propag​‐
crea​te_​sup​ply​_net VDD -domain Creates supply net at top ation
TOP level

conn​ect​_su​ppl​y_net VDD -ports Connects supply net to port

VDD VDD

By Bug Hunter (kamezian) Published 26th September, 2020. Sponsored by Readable.com

cheatography.com/kamezian/ Last updated 27th September, 2020. Measure your website readability!
Page 1 of 3. https://readable.com
 UPF basics Cheat Sheet
by Bug Hunter (kamezian) via cheatography.com/126408/cs/24454/

Retention FF Importance of Power State Table

set_​ret​ent​ion RET_PD1 -domain PD1 -reten​tio​n_p​owe​r_net VDDH - Recomm​end​ation to use the supply_net names for create_pst
reten​tio​n_g​rou​nd_net VSS command to keep PST matrix readable.
set_​ret​ent​ion​_co​ntrol RET_PD1 -domain PD1 -sav​e_s​ignal {SAVE Power Management cell insertion is based on PST and UPF constr​‐
high} -res​tor​e_s​ignal {RESTORE high} aints:
Level shifter cells are inserted based upon the PST
map_​ret​ent​ion​_cell -domain PD1 -lib​ _​cells
Isol​ation cells are inserted based upon the UPF constr​aints
Retention FF will maintain the state of sequential elements in a Rete​ntion cells are inserted based on constr​aints
shutdown block. Correc​tness of the design is checked against PST.
Retention supplies must be "​Alw​ays​-ON​" as long as the FF need to
hold their value Always-On Logic

Some logic needs to stay active during shutdown

Power State Table - PST
1-Path to enable pins of ISO/ELS
Once you know more about what you are trying to define, specify the 2-Power switches
design switching charac​ter​istics in a power state table. 3-Rete​ntion registers
This requires knowing (or deciding) the operat​ional voltages for each 4-Feed​through paths
power domain, and the supplies being used. Always-on logic remains powered within shutdown block
The PST defines clearly all legal voltage states and power state 1-Sing​le-rail AO cells
combin​ati​ons for a design, hence it becomes the center of the 2-Dual​-rail AO cells
design power intent as it captures the dynamic voltage scaling
(DVS/DVFS) and shutdown scenar​ios. PST Example
add_​por​t_state <po​rt_​nam​e> {-state {name <no​m>|​<min nom
max>|<​off​>}}
Defines all possible state inform​ation to a supply port
crea​te_pst <ta​ble​_na​me> -supplies {list}
Creates a PST using a specific order of supply nets
add_​pst​_state <st​ate​_na​me> -pst <ta​ble​_na​me> -state <su​ppl​‐
y_s​tat​es>
Defines valid combin​ation of supply net values for each possible
state of the design

Create Block Level UPF

PST Example
To specify driver supply set on input ports and receiver supply set on
output port ,one can use set_​por​t_a​ttr​ibu​tes comman​d(SPA),
set_​por​t_a​ttr​ibu​tes -drive​r_s​upp​ly_set | -recei​ver​_su​ppl​y_set
VDD_set
To specify supply net on ports if no corres​ponding supply set is
defined, use set_re​lat​ed_​sup​ply​_ne​t(S​RSN):
set_re​lat​ed_​sup​ply​_net –objec​t_list A –power VDD

Idea here is to create boundary power constr​aints for IO ports of

blocks to guide block level implem​ent​ation.
Also when no SRSN/SPA is applied user cn specify default supply to
be used to power ports:
set_​por​t_a​ttr​ibutes -elements { . } -attribute relate​d_s​upp​ly_​def​‐
aul​t_p​rimary TRUE

By Bug Hunter (kamezian) Published 26th September, 2020. Sponsored by Readable.com

cheatography.com/kamezian/ Last updated 27th September, 2020. Measure your website readability!
Page 2 of 3. https://readable.com
 UPF basics Cheat Sheet
by Bug Hunter (kamezian) via cheatography.com/126408/cs/24454/

Supply Sets

create_power_domain doesn't require the use of

set_domain_supply_net as pre-defined handles
primary.power and primary.ground are automatically
created.
Hence :
set_​iso​lat​ion doesn't require use of -iso​lat​ion​‐
_po​wer​_net or -iso​lat​ion​_gr​oun​d_net options
set_​ret​ent​ion doesn't require use of -ren​ten​tio​‐
n_p​owe​r_net or -ret​ent​ion​_gr​oun​d_net options
set_​iso​lat​ion -sou​rce SS_VDD1 -sink SS_VDD3 ->
using source​/sink provides finer control for
inserting isolation cells to only on ports where
the driver supply is related to a given supply set
and load supply is related to another supply set.
Works for only for supply sets

set_​iso​lat​ion -dif​f_s​upp​ly_only true will insert

iso cells only for ports where driver and load
usea different supply. Works for both supply sets
and supply nets.

Supply Sets - 2 use models

Exp​lic​it: crea​te_​sup​ply_set mySS1 -function {power myVDD} -

function {ground myVSS}
Imp​lic​it: Supply set handles automa​tically created with the crea​te_​‐
pow​er_​dom​ain command
Predefined handles are : PD1.p​rimary PD1.de​fau​lt_​iso​lation
PD1.de​fau​lt_​ret​ent​ion

Supply sets provide an abstract way of bundling supply nets and

doing the front-end implem​ent​ation without knowing the supply
net and port names. Physical net and port inform​ation is refined at
the back-end. This helps improve the re-u​sab​ility of your IP since
the IP is implem​ented without the actual nets and ports and thus
is more portable.
Complete supply network inform​ation is not needed when you
do your front end implem​ent​ati​on.

Supply Set Handle​s-​Ex​plicit vs Implicit

By Bug Hunter (kamezian) Published 26th September, 2020. Sponsored by Readable.com
cheatography.com/kamezian/ Last updated 27th September, 2020. Measure your website readability!
Page 3 of 3. https://readable.com